CIRCUIT DESIGNING USING REVERSIBLE LOGIC

Save this PDF as:

Size: px
Start display at page:

Transcription

1 CIRCUIT DESIGNING USING REVERSIBLE LOGIC 1 SARABJEET SINGH, 2 VIPIN GUPTA Research Scholar (M Tech E.C.E), Suresh Gyanvihar University, Department of ECE, Jaipur, Assistant Professor, Suresh Gyanvihar University, Jaipur, ABSTRACT In the recent years, reversible logic has emerged as a promising technology having its applications in low power CMOS, quantum computing, nanotechnology and optical computing. Reversible logic circuits provide less power dissipation as well as distinct output assignment for each distinct input. The classical set of gates such as the NAND, AND, NOR, OR, XOR and XNOR are not reversible. This paper aims at finding a reversible counterpart of all the irreversible basic logic gates and developing full custom layout of all these gates. Attempts have been taken to minimize the circuit of all the logic gates using CMOS while making them reversible. Further the reversible logic has been utilized to design the reversible full adder and half adder. Using those gates, 4 bit Binary Parallel Adder and 4 bit adder sub tractor circuit are also designed. Thus, this paper provides the initial threshold to building of more complex system which can execute more complicated operations using reversible logic. Keywords: Reversible, CMOS implementation, basic gates, Arithmetic circuits, timing analysis 1. INTRODUCTION As the complexity of circuits grows, their energy dissipation becomes the critical limiting factor. One part of the energy loss is due to non ideal switches and materials, while the other arises from Landauer s principle [1]. Landauer showed that the amount of energy dissipation for every irreversible bit operation is given by KT ln2 where K is the Boltzmann s constant (1.3807X10 23 JK 1) and T is the temperature. For example, in room temperature (300 K), KT ln2 is approximately 2.8x10 21 J /transistor, which is not negligible for incoming multibillion gate circuits. The loss of energy can be minimized or even prevented by applying the principle of reversibility to the operation of digital circuits. Bennett proved that for power not to be dissipated, it is necessary to build a circuit from reversible gates. This solution based on the reversible logic promises a circuit operation with arbitrarily small fraction of signal energy. Therefore, reversible computing is an appealing solution in many emerging fields such as nanotechnology, as well as quantum and optical computing. It can also be beneficial for classical CMOS implementations, as presented in this paper. We have used Tanner 12.6(0.25μm) technology to design all the basic reversible logic gates. 2. REVERSIBLE LOGIC GATE A logic gate L is reversible if, for any output y, there is a unique input x such that applying L(x) =y. If a gate L is reversible, there is an inverse gate L which maps y to x for which L(x) = y. From common logic gates, NOT is reversible, as the inputs are 0 or 1 and the outputs are also 1 or 0. But the common AND gate is not reversible however. The inputs 00, 01 and 10 all get mapped to the output 0. Ordinarily, in a classical computer, the logic gates other than the NOT gate are not reversible. Thus, for instance, for an AND gate one cannot generally recover the two input bits from the output bit; the case both input bits are 1 is the exception. A gate is reversible if there is a distinct output assignment for each distinct input. A reversible logic gate must have the same number of inputs and outputs [2]. In an n output reversible gate the output vectors are a permutation of the numbers 0 to 2n 1. Reversible gates are balanced, i.e. the outputs are 1s for exactly half of the inputs. A circuit without constants on its inputs and composed of reversible gates realizes only balanced functions. It can realize non balanced function only with garbage outputs. A logic synthesis technique using reversible gate should have the features like using minimum number of garbage outputs, using minimum input constants, keeping the length of cascading gates minimum, using minimum number of gates [3]. 3. DESIGN OF BASIC REVERSIBLE LOGIC GATES A. NOT This is one example of one bit inverter, with its output being the inverse of its input. Thus, the inverter s input can be regenerated by inverting its output. In general, a logic gate is said to be reversible if the logic function it realizes is bijective. That is, not only can its outputs be uniquely determined from the inputs, but its input scan also be obtained from the outputs. Therefore, m= n is a necessary condition for a gate to be reversible. B. XOR A conventional exclusive OR (XOR) gate takes two singlebit inputs A and B, and yields one single bit output X. If A = B, then X = 1; otherwise X = 0. However, the XOR gate is not reversible, because we cannot uniquely determine what the input vector (B, A) is from the output. For International Journal of Science, Engineering and Technology

2 instance, the output X = 1 could have come from either one of the two possible input vectors, (0, 1) and (1, 0).In order for a gate to be reversible, the mapping of its logic function should be such that the set ofoutput vectors is a permutation of the set of input vectors, (00, 01, 10, and 11). So if we set the functions like [4]; a reversible gate. We have to check the same conditions for XNOR to be reversible. Thus after analysis we got the following Boolean expression that would hold good to the conditions of reversibility. Let the inputs be (A, B) and the outputs are (P, Q) then the following Boolean expression holds good to the conditions of reversibility. P=A; Q=A XOR B P=A; Q=A XNOR B The Table1 shows the above function which works as reversible XOR gate. The above design is implemented using CMOS shown in Fig 1 and the Schematic is shown in Fig. 2 The Table 2 shows the above function which worksas reversible XNOR gate. Table 2. Truth Table of Reversible XNOR Table 1. Truth Table of Reversible XOR The above design is implemented using CMOS.Here the Schematic is shown in Fig. 3 Figure 3: The CMOS Implementation of Reversible XNOR Figure 1: The CMOS Implementation of Reversible XOR D. NAND and AND This gate is also not reversible by itself. We have to bring about certain modifications to the above kind of design in order to make NAND and AND gate reversible. We found out that 2 input and 2 outputs won t be enough to bring about the reversibility. Since the output logic 1 is mapped to 3 different inputs, so addition of one extra output won t be enough. It needs three input output pairs to be reversible. Further modifications are to be done to the outputs so that they bring about reversibility. The Boolean expression holds good to the conditions of reversibility for NAND/AND gate is P=A; Q=B; R= (A AND B) XOR C C. XNOR Figure 2: RTL Schematic of XOR gate The Table 3 shows the above function which works as reversible NAND and AND gate. Like the XOR gate XNOR gate is not by itself International Journal of Science, Engineering and Technology

5 NovelReversible Multiplier Circuit Using HNG innanotechnology", World Applied Sciences Journal 3 (6): , 2008 ISSN Bangyuan, Chen Xunweiwu and Massoud Pedram, Power Estimation in Binary CMOS Circuits Based onmultiple Valued Logic, OPA (Overseas PublishersAssociation) N.V., Figure 11: Timing Analysis of Reversible Full Adder. 7. CONCLUSION Our discussion has focused on logical reversibility the inputs and outputs of reversible logic gates that can be uniquely retrievable from each other. However, we have tried the other aspect of reversible logic physical reversibility, which is related to the key issue as to whether we can build physical gates and circuits that can actually operate backwards and dissipates (almost) zero power. As such, we are still confronted with many challenges before actually turning reversible logic into a practical competitive technology. For example, we need efficient synthesizing methods to minimize garbage bits, and we are short of simulation, synthesis, testing and verifying tools for designing reversible logic. But researchers around the world have been doing some exciting research and making progress in this direction. Reversibility gives a system an extra edge to perform its operation and also helps a system to retrieve the inputs without dissipating much power and in less time as compared to the time taken by an extra logic design The reversible logic (and reversible computing in a broader sense) will become increasingly hot in the near future.the energy dissipated per irreversible logic operation is gradually approaching the fundamentallimit of KT ln2. Coupled with the exponential growth of the speed and the complexity of the computing systems, we may be forced to rely on this technology to achieve ultra low power computing. REFERENCES 1. Pan W David and Mahesh Nalasani (2005), "Reversible logic", IEEE Potential Feb/Mar. 2. Bruce J W, Thronton M A, Shivakumaraiah L, Kokate PS, Li X (2002), "Efficient adder circuit based on aconservative logic gate", IEEE Computer Society Annual Symposium on VLSI. 3. Vasudevan D P, Lala P K and Parkerson J P (2004),"Online Testable Reversible Logic Circuit Design usingnand Blocks", Proceedings of the 19th IEEEInternational Symposium on Defect and Fault Tolerance invlsi Systems. 4. Khazamipour A. and Katarzyna Radecka (2006) A New Architecture of Adiabatic Reversible Logic s, /06/\$ IEEE. 5. Islam M S, M. M. Rahman, Z. Begum, M. Z. Hafiz (2009) Low Cost Quantum Realization of Reversible MultiplierCircuit Information Technology Journal 8(2), ,ISSN Majid Haghparast, Jassbi Somayyeh Jafarali, Navi Keivanand Omid Hashemipour (2008)," Design of a International Journal of Science, Engineering and Technology

Design and Synthesis of 16-bit ALU using Reversible Logic Gates

Design and Synthesis of 16-bit ALU using Reversible Logic Gates Premananda B S 1, Y M Ravindranath 2 Department of Telecommunication, R.V. College of Engineering, Bangalore, India 1 Department of Electronics

A New Reversible TSG Gate and Its Application For Designing Efficient Adder Circuits

A New Reversible TSG Gate and Its Application For Designing Efficient Adder s Himanshu Thapliyal Center for VLSI and Embedded System Technologies International Institute of Information Technology Hyderabad-500019,

AN IMPROVED DESIGN OF REVERSIBLE BINARY TO BINARY CODED DECIMAL CONVERTER FOR BINARY CODED DECIMAL MULTIPLICATION

American Journal of Applied Sciences 11 (1): 69-73, 2014 ISSN: 1546-9239 2014 Science Publication doi:10.3844/ajassp.2014.69.73 Published Online 11 (1) 2014 (http://www.thescipub.com/ajas.toc) AN IMPROVED

Design of a Nanometric Reversible 4-Bit Binary Counter with Parallel Load

Australian Journal of Basic and Applied Sciences, 5(7): 63-71, 2011 ISSN 1991-8178 Design of a Nanometric Reversible 4-Bit Binary Counter with Parallel Load 1 Majid Haghparast, 2 Mohammad Samadi Gharajeh

NEW adder cells are useful for designing larger circuits despite increase in transistor count by four per cell.

CHAPTER 4 THE ADDER The adder is one of the most critical components of a processor, as it is used in the Arithmetic Logic Unit (ALU), in the floating-point unit and for address generation in case of cache

A Beginning in the Reversible Logic Synthesis of Sequential Circuits

A Beginning in the Reversible Logic Synthesis of Sequential s Himanshu Thapliyal and M.B Srinivas Centre for VLSI and Embedded System Technologies International Institute of Information Technology, Hyderabad,

An Extension to DNA Based Fredkin Gate Circuits: Design of Reversible Sequential Circuits using Fredkin Gates

An Extension to DNA Based Fredkin Gate Circuits: Design of Reversible Sequential Circuits using Fredkin Gates Himanshu Thapliyal and M.B Srinivas (thapliyalhimanshu@yahoo.com, srinivas@iiit.net) Center

Design of A Controlled Multi-Logic Function Generator and ALU by Using COG Reversible Logic Gates

www.ijecs.in International Journal Of Engineering And Computer Science ISSN:2319-7242 Volume 4 Issue 3 March 2015, Page No. 11093-11099 Design of A Controlled Multi-Logic Function Generator and ALU by

Efficient Design of Reversible Sequential Circuit

IOSR Journal of Computer Engineering (IOSRJCE) ISSN: 2278-0661, ISBN: 2278-8727 Volume 5, Issue 6 (Sep-Oct. 2012), PP 42-47 Efficient Design of Reversible Sequential Circuit Md. Selim Al Mamun 1, Indrani

Implementation Modified Counters using Fredkin & Feynman Logic Gates

Journal of Kerbala University, Vol. 6 No.3 Scientific. 28 Implementation Modified Counters using redkin & eynman Logic Gates Hawrra H.Abbas Al-Rubiae Computer engineering. The University of Kerbala Abstract

FEASIBLE METHODOLOGY FOR OPTIMIZATION OF A NOVEL REVERSIBLE BINARY COMPRESSOR

FEASIBLE METHODOLOGY FOR OPTIMIZATION OF A NOVEL REVERSIBLE BINARY COMPRESSOR ABSTRACT Neeraj Kumar Misra, Mukesh Kumar Kushwaha, Subodh Wairya and Amit Kumar Department of Electronics Engineering, Institute

An Improved Structure Of Reversible Adder And Subtractor

International Journal of Electronics and Computer Science Engineering 712 Available Online at www.ijecse.org ISSN- 2277-1956 An Improved Structure Of Reversible Adder And Subtractor Aakash Gupta 1, Pradeep

Design and Comparison of Reversible and Irreversible Sequential Logic Circuits

Design and Comparison of Reversible and Irreversible Sequential Logic Circuits 1 Nagarjun S, 2 Nagendra R, Kiran N, 4 Kiran Kumar K N ECE Student Dr.AIT Email: 1 nagarjundrait@gmail.com, 2 rnagendra2@gmail.com,

Design Exploration and Application of Reversible Circuits in Emerging Technologies

University of South Florida Scholar Commons Graduate Theses and Dissertations Graduate School April 216 Design Exploration and Application of Reversible Circuits in Emerging Technologies Saurabh Kotiyal

32 BIT ARITHMETIC AND LOGIC UNIT DESIGN WITH OPTIMIZED AREA AND LESS POWER CONSUMPTION BY USING GDI TECHNIQUE

INTERNATIONAL JOURNAL OF RESEARCH IN COMPUTER APPLICATIONS AND ROBOTICS ISSN 2320-7345 32 BIT ARITHMETIC AND LOGIC UNIT DESIGN WITH OPTIMIZED AREA AND LESS POWER CONSUMPTION BY USING GDI TECHNIQUE G. Sree

Review of Gates in Digital Electronics

pp. 22-26 Krishi Sanskriti Publications http://www.krishisanskriti.org/areee.html Review of Gates in Digital Electronics Divya Aggarwal Student, Department of Physics, University of Delhi Abstract: Digital

International Journal of Electronics and Computer Science Engineering 1482

International Journal of Electronics and Computer Science Engineering 1482 Available Online at www.ijecse.org ISSN- 2277-1956 Behavioral Analysis of Different ALU Architectures G.V.V.S.R.Krishna Assistant

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

File: chap04, Chapter 04 1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1. 2. True or False? A gate is a device that accepts a single input signal and produces one

Gates, Circuits and Boolean Functions

Lecture 2 Gates, Circuits and Boolean Functions DOC 112: Hardware Lecture 2 Slide 1 In this lecture we will: Introduce an electronic representation of Boolean operators called digital gates. Define a schematic

Power Optimisation in the Design of Flip Flops Using Reversible Logic

International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Power Optimisation in the Design of Flip Flops Using Reversible Logic V.Vidyadevi #1, N.Sai Sruthi *2, L.Renita Devi *3 Department

Gates, Circuits, and Boolean Algebra

Gates, Circuits, and Boolean Algebra Computers and Electricity A gate is a device that performs a basic operation on electrical signals Gates are combined into circuits to perform more complicated tasks

Logical Effort to study and Compare the performance of VLSI Adders.

Logical Effort to study and Compare the performance of VLSI Adders. Satyajit Anand Lakshmangarh-, Rajasthan, India satyajitanand5@gmail.com P.K Ghosh Lakshmangarh-, Rajasthan, India pkghosh_ece@yahoo.co.in

A Novel Realization of Sequential Reversible Building Blocks

A Novel Realization of Sequential Reversible Building Blocks Vishal Pareek, Shubham Gupta Dept. of Computer Science & Engineering University College of Engineering Kota, India e-mail: {vishalpareekrk,

Gate Count Comparison of Different 16-Bit Carry Select Adders

DOI: 10.15662/ijareeie.2014.0307034 Gate Count Comparison of Different 16-Bit Carry Select Adders M.Lavanya 1 Assistant professor, Dept. of ECE, Vardhaman College of Engineering, Telangana, India 1 ABSTRACT:

1. Realization of gates using Universal gates

1. Realization of gates using Universal gates Aim: To realize all logic gates using NAND and NOR gates. Apparatus: S. No Description of Item Quantity 1. IC 7400 01 2. IC 7402 01 3. Digital Trainer Kit

DESIGN AND PERFORMANCE ANALYSIS OF CMOS FULL ADDER WITH 14 TRANSISTOR

DESIGN AND PERFORMANCE ANALYSIS OF CMOS FULL ADDER WITH 14 TRANSISTOR 1 Ruchika Sharma, 2 Rajesh Mehra 1 ME student, NITTTR, Chandigarh,India 2 Associate Professor, NITTTR, Chandigarh,India 1 just_ruchika016@yahoo.co.in

An Optimized Design of Reversible Sequential Digital Circuits

Proceedings of NCET-2013, Bareily An Optimized Design of Reversible Sequential Digital Circuits Pradeep Singla 1, Aakash Gupta 2, Ashutosh Bhardwaj 3, Pulkit Basia 4 1,3,4 Department of Electronics and

The NOT Gate The NOT gate outputs a logical 0 if its input is a logical 1 and outputs a 1 if its input is a 0. The symbol is given.

Gates and Flip-Flops Pádraig Ó Conbhuí 08531749 SF WED Abstract This experiment was carried out to construct (with the exception of the AND and NOT gates) and investigate the outputs of AND, NAND, OR,

A Survey on Synchronous and Asynchronous Counters using Reversible Logic Gates Harish Naik K.P 1, G.Jyothi 2, Dr.K.N Murulidhara 3, Dr.M.Z Kurian 4.

A Survey on Synchronous and Asynchronous Counters using Reversible Logic Gates Harish Naik K.P 1, G.Jyothi 2, Dr.K.N Murulidhara 3, Dr.M.Z Kurian 4. PG Student, Dept of E&C, SSIT, Tumkur, India 1 Asst

CSE140 Homework #7 - Solution

CSE140 Spring2013 CSE140 Homework #7 - Solution You must SHOW ALL STEPS for obtaining the solution. Reporting the correct answer, without showing the work performed at each step will result in getting

FOUR BIT SHIFT REGISTER

FOUR BIT SHIFT REGISTER EE 584 GUIDED BY: Dr. Elias Adjunct Professor University of Kentucky SUBMITTED BY: Chris Soh Karan Jhavar Stephen Disney Tapan Desai (Group 13) 1 INDEX Introduction..2 Historical

Comparison of power consumption of 4-bit binary counters with various state encodings including gray and one-hot codes

1 Comparison of power consumption of 4-bit binary counters with various state encodings including gray and one-hot codes Varun Akula, Graduate Student, Auburn University, Dr. Vishwani D. Agrawal, James

An Approach to Design Different Weighted Code Synchronous Counters by the Sequential Circuit Elements of Reversible Gates

An Approach to Design Different Weighted Code Synchronous Counters by the Sequential Circuit Elements of Reversible Gates Shefali Mamataj Dept. of Electronics & Communication Engineering Murshidabad College

Computer Systems Lab 1. Basic Logic Gates

Computer Systems Lab Basic Logic Gates Object To investigate the properties of the various types of logic gates, and construct some useful combinations of these gates. Parts () 700 Quad -input NAND gate

Design and Implementation of a Reversible Central Processing Unit

Design and Implementation of a Reversible Central Processing Unit Vemula Pavithra 1 P.N.V.M.Sastry 2 1 M.Tech, Joginpally BR Engineering College. 2 M.S, MTech, (Ph.D), (ECE), P.G. Diploma, Y.L.S.I.(ISO

COMPARATIVE ANALYSIS OF 4-BIT AND 8-BIT REVERSIBLE BARREL SHIFTER DESIGNS USING REVKIT

COMPARATIVE ANALYSIS OF 4-BIT AND 8-BIT REVERSIBLE BARREL SHIFTER DESIGNS USING REVKIT Hariprasad R. 1, Ganesh R. 1, Ravi S. 2, Marimuthu R. 1 and Balamurugan S. 1 1 School of Electrical Engineering, VIT

Introduction to Logic Design with VHDL

EECE 379 : DESIGN OF DIGITAL AND MICROCOMPUTER SYSTEMS 2000/2001 WINTER SESSION, TERM 1 Introduction to Logic Design with VHDL This chapter reviews the design of combinational and sequential logic and

LABORATORY MANUAL FOR DIGITAL ELECTRONICS ( ) B.E III SEMESTER

L D COLLEGE OF ENGINEERING ELECTRONICS AND COMMUNICATION DEPARTMENT LABORATORY MANUAL FOR DIGITAL ELECTRONICS (2131004) B.E III SEMESTER SUBJECT CO ORDINATOR: KINJAL RAVI SHETH DO S DON TS 1. Be regular

Classical Information and Bits

p. 1/24 Classical Information and Bits The simplest variable that can carry information is the bit, which can take only two values, 0 or 1. Any ensemble, description, or set of discrete values can be quantified

SAMPLE OF THE STUDY MATERIAL PART OF CHAPTER 5. Combinational & Sequential Circuits

SAMPLE OF THE STUD MATERIAL PART OF CHAPTER 5 5. Introduction Digital circuits can be classified into two types: Combinational digital circuits and Sequential digital circuits. 5.2 Combinational Digital

All Optical Reversible Counters

I J C T A, 9(14) 2016, pp. 6797-6807 International Science Press All Optical Reversible Counters T. Thereresal *, G. Suganthi Brindha *, A. Sathish * and S. Dhanapal ** ABSTRACT As Reversible Logic possess

Binary Adder. sum of 2 binary numbers can be larger than either number need a carry-out to store the overflow

Binary Addition single bit addition Binary Adder sum of 2 binary numbers can be larger than either number need a carry-out to store the overflow Half-Adder 2 inputs (x and y) and 2 outputs (sum and carry)

DESIGN AND IMPLEMENTATION OF OPTIMIZED 4:1 MUX USING ADIABATIC TECHNIQUE

http:// DESIGN AND IMPLEMENTATION OF OPTIMIZED 4:1 MUX USING ADIABATIC TECHNIQUE 1 Dikshant Kamboj, 2 Arvind Kumar, 3 Vijay Kumar 1 M.Tech (Microelectronics), 2,3 Assistant Professor, University Institute

Lecture 8: Synchronous Digital Systems

Lecture 8: Synchronous Digital Systems The distinguishing feature of a synchronous digital system is that the circuit only changes in response to a system clock. For example, consider the edge triggered

Design and Simulation of 2 Bit Comparator Using SET Based Logic Circuits

Design and Simulation of 2 Bit Comparator Using SET Based Logic Circuits Mahima U. 1 Rajanna K. M. 2 Vijaykumar R. H. 3 Department of ECE, Dr. AIT Department of ECE, Dr.AIT Department of ECE, Dr AIT Abstract

Digital Electronics Detailed Outline

Digital Electronics Detailed Outline Unit 1: Fundamentals of Analog and Digital Electronics (32 Total Days) Lesson 1.1: Foundations and the Board Game Counter (9 days) 1. Safety is an important concept

Design of carry save adder using transmission gate logic

ABSTRACT NOVATEUR PUBLICATIONS Design of carry save adder using transmission gate logic J.Princy Joice Dept of ECE/Sathyabama University, Chennai/Tamilnadu/India M.Anitha Dept of ECE/Sathyabama University,

Chapter 4 Combinational Logic

Chapter 4 Combinational Logic Chih-Tsun Huang ( 黃稚存 ) Department of Computer Science National Tsing Hua University Outline Introduction Combinational Circuits Analysis Procedure Design Procedure Binary

Design with Multiplexers

Design with Multiplexers Consider the following design, taken from the 5 th edition of my textbook. This is a correct implementation of the Carry Out of a Full Adder. In terms of Boolean expressions, this

ELG3331: Lab 3 Digital Logic Circuits

ELG3331: Lab 3 Digital Logic Circuits What does Digital Means? Digital describes any system based on discontinuous data or events. Typically digital is computer data or electronic sampling of an analog

Reversible Arithmetic Logic Gate (ALG) for Quantum Computation

International Journal of Intelligent Engineering & Systems http://www.inass.org/ Reversible Arithmetic Logic Gate (ALG) for Quantum Computation M. Arun 1, S. Saravanan 2 1 School of Electronics Engineering,

1.10 (a) Effects of logic gates AND, OR, NOT on binary signals in a processor

Chapter 1.10 Logic Gates 1.10 (a) Effects of logic gates AND, OR, NOT on binary signals in a processor Microprocessors are the central hardware that runs computers. There are several components that make

IMPLEMENTATION OF HIGH SPEED ENHANCED CSLA BASED ON GATED D-LATCH

IMPLEMENTATION OF HIGH SPEED ENHANCED BASED ON GATED D-LATCH 1 MEDA NAGAPAVANI, 2 T. JYOTHI 1 P.G Student, VLSI Design, Dept of ECE, 2 Assistant Professor, Dept of ECE. Sri Venkatesa Perumal College of

Design Verification and Test of Digital VLSI Circuits NPTEL Video Course. Module-VII Lecture-I Introduction to Digital VLSI Testing

Design Verification and Test of Digital VLSI Circuits NPTEL Video Course Module-VII Lecture-I Introduction to Digital VLSI Testing VLSI Design, Verification and Test Flow Customer's Requirements Specifications

Design of Multiplier and Divider Using Reversible Logic Gates with Vedic Mathematical Approach

Design of Multiplier and Divider Using Reversible Logic Gates with Vedic Mathematical Approach G.Radhika 1, D.R.V.A.Sharath Kumar 2 1 Department of VLSI and Embedded System, JNTU University Hyderabad,

COMPLEMENTARY PASS TRANSISTOR LOGIC SYNTHESIS WITH 123 DECISION DIAGRAM

ISTANBUL UNIVERSITY JOURNAL OF ELECTRICAL & ELECTRONICS ENGINEERING YEAR VOLUME NUMBER : 2004 : 4 : 1 (1045-1049) COMPLEMENTARY PASS TRANSISTOR LOGIC SYNTHESIS WITH 12 DECISION DIAGRAM Mutlu AVCI 1 Tülay

inputs output Complementary CMOS Comlementary CMOS Logic Gates: nmos pull-down network pmos pull-up network Static CMOS

Complementary CMOS Comlementary CMOS Logic Gates: nmos pull-down network pmos pull-up network Static CMOS inputs pmos pull-up network nmos pull-down network output Pull-up O Pull-up ON Pull-down O Z (float)

Low Power Multiplier Design Using Latches and Flip-Flops

Journal of Computer Science 6 (10): 1117-1122, 2010 ISSN 1549-3636 2010 Science Publications Low Power Multiplier Design Using Latches and Flip-Flops 1 C.N. Marimuthu and 2 P. Thangaraj 1 Department of

ECE 331 Digital System Design

ECE 331 Digital System Design Introduction to and Analysis of Sequential Logic Circuits (Lecture #21) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,

Journal of Engineering Science and Technology Review 7 (3) (2014) Research Article

Jestr Journal of Engineering Science and Technology Review 7 (3) (2014) 50 54 Research rticle JOURNL OF Engineering Science and Technology Review www.jestr.org Reversible Squaring Circuit for Low Power

Module 3 Digital Gates and Combinational Logic

Introduction to Digital Electronics, Module 3: Digital Gates and Combinational Logic 1 Module 3 Digital Gates and Combinational Logic INTRODUCTION: The principles behind digital electronics were developed

A Novel 3-Input AND/XOR Gate Circuit for Reed-Muller Logic Applications

MATEC Web of Conferences 7, 1 (1) DOI: 1.11/ matecconf/171 ICMIE 1 A Novel 3-Input AND/XOR Gate Circuit for Reed-Muller Logic Applications Yuan Yang, Yinshui Xia and Libo Qian Faculty of Electrics Engineering

Let s put together a Manual Processor

Lecture 14 Let s put together a Manual Processor Hardware Lecture 14 Slide 1 The processor Inside every computer there is at least one processor which can take an instruction, some operands and produce

4 Combinational Components

Chapter 4 Combinational Components Page of 8 4 Combinational Components In constructing large digital circuits, instead of starting with the basic gates as building blocks, we often start with larger building

Efficient Layout Design and Simulation of CMOS Multiplexer by Using Different Technologies

Efficient Layout Design and Simulation of CMOS Multiplexer by Using Different Technologies MD Farooq Pasha M.Tech- VLSI, Department of ECE, Engineering and B.kotesh Assistant Professor, Department of ECE,

IMPLEMENTATION OF HIGH SPEED ENHANCED CSLA BASED ON GATED D-LATCH:

IMPLEMENTATION OF HIGH SPEED ENHANCED BASED ON GATED D-LATCH 1 MEDA NAGAPAVANI, 2 T. JYOTHI 1 P.G Student, VLSI Design, Dept of ECE, 2 Assistant Professor, Dept of ECE. Sri Venkatesa Perumal College of

International Journal of Engineering Science Invention Research & Development; Vol. I Issue I July 2014

Design Analysis of XOR Gates Using CMOS & Pass Transistor Logic Pooja Singh 1, Rajesh Mehra 2 2 Research Scholar, 1 Professor, ECE Dept. NITTTR,Chandigarh Abstract-This paper compares two different logic

DIGITAL SYSTEM DESIGN LAB

EXPERIMENT NO: 7 STUDY OF FLIP FLOPS USING GATES AND IC S AIM: To verify various flip-flops like D, T, and JK. APPARATUS REQUIRED: Power supply, Digital Trainer kit, Connecting wires, Patch Chords, IC

Upon completion of unit 1.1, students will be able to

Upon completion of unit 1.1, students will be able to 1. Demonstrate safety of the individual, class, and overall environment of the classroom/laboratory, and understand that electricity, even at the nominal

Ultra Low Power Logic Gates

Website: www.ijetae.com (ISSN 225-2459, ISO 91:8 Certified Journal, Volume 3, Issue 7, July 213) Abstract In this wk, implementation of all the basic logic gates is presented using 18nm CMOS technology

ECE410 Design Project Spring 2008 Design and Characterization of a CMOS 8-bit Microprocessor Data Path

ECE410 Design Project Spring 2008 Design and Characterization of a CMOS 8-bit Microprocessor Data Path Project Summary This project involves the schematic and layout design of an 8-bit microprocessor data

Digital Electronics Lab

LAB MANUAL Digital Electronics Lab (EE-224-F) Vikas Sharma (Lab In-charge) Dayal C. Sati (Faculty In-charge) DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page STUDENTS GUIDELINES There is Hr 4

Design of a Low Power Four-Bit Binary Counter Using Enhancement Type Mosfet

Design of a Low Power Four-Bit Binary Counter Using Enhancement Type Mosfet Praween Sinha Department of Electronics & Communication Engineering Maharaja Agrasen Institute Of Technology, Rohini sector -22,

Chapter 4. Gates and Circuits. Chapter Goals. Chapter Goals. Computers and Electricity. Computers and Electricity. Gates

Chapter Goals Chapter 4 Gates and Circuits Identify the basic gates and describe the behavior of each Describe how gates are implemented using transistors Combine basic gates into circuits Describe the

Secondary Logic Functions: NAND/NOR/XOR/XNOR/Buffer

OpenStax-CNX module: m46620 1 Secondary Logic Functions: NAND/NOR/XOR/XNOR/Buffer George Self This work is produced by OpenStax-CNX and licensed under the Creative Commons Attribution License 3.0 Abstract

Design and Analysis of Digital Circuits Using Quantum Dot Cellular Automata (QCA)

Design and Analysis of Digital Circuits Using Quantum Dot Cellular Automata (QCA) M.Prabakaran 1, J.Alphas Jeba Singh 2 PG Scholar [Applied Electronics], Dept. of ECE, Muthayammal Engineering College,

Understanding Logic Design

Understanding Logic Design ppendix of your Textbook does not have the needed background information. This document supplements it. When you write add DD R0, R1, R2, you imagine something like this: R1

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING Lab Manual Digital Electronics Laboratory (EC-39) BACHELOR OF TECHNOLOGY Subject Code: EC 39 Subject Name: Digital Electronics Laboratory Teaching

Chapter 4. Combinational Logic. Outline. ! Combinational Circuits. ! Analysis and Design Procedures. ! Binary Adders. ! Other Arithmetic Circuits

Chapter 4 Combinational Logic 4- Outline! Combinational Circuits! Analysis and Design Procedures! Binary Adders! Other Arithmetic Circuits! Decoders and Encoders! Multiplexers 4-2 Combinational v.s Sequential

Counters and Decoders

Physics 3330 Experiment #10 Fall 1999 Purpose Counters and Decoders In this experiment, you will design and construct a 4-bit ripple-through decade counter with a decimal read-out display. Such a counter

5. Sequential CMOS Logic Circuits

5. Sequential CMOS Logic Circuits In sequential logic circuits the output signals is determined by the current inputs as well as the previously applied input variables. Fig. 5.1a shows a sequential circuit

Digital Logic Circuits

Digital Logic Circuits Digital describes any system based on discontinuous data or events. Typically digital is computer data or electronic sampling of an analog signal. Computers are digital machines

Multidisciplinary Research

ISSN (Online) : 2455-3662 SJIF Impact Factor :3.395 (Morocco) EPRA International Journal of Multidisciplinary Research Volume: 2 Issue: 7 July 2016 Published By : EPRA Journals CC License EPRA International

Low Power High Speed Performance of Multiplexer Using Reversible Logic

Middle-East Journal of Scientific Research 24 (Techniques and Algorithms in Emerging Technologies): 362-368, 2016 ISSN 1990-9233; IDOSI Publications, 2016 DOI: 10.5829/idosi.mejsr.2016.24.TAET23340 Low

A New Optical Implementation of Reversible Fulladder Using Optoelectronics Devices

Journal of Advances in Computer Research Quarterly ISSN: 2008-6148 Sari Branch, Islamic Azad University, Sari, I.R.Iran (Vol. 3, No. 1, February 2012), Pages: 89-97 www.jacr.iausari.ac.ir A New Optical

Design and Implementation of Full Subtractor using CMOS 180nm Technology

Design and Implementation of Full Subtractor using CMOS 180nm Technology Monikashree T.S 1, Usharani.S 2, Dr.J.S.Baligar 3 1 M.Tech Student, Department of ECE- P.G Studies, Dr. AIT, Bangalore, Karnataka,

ONLINE TESTING IN TERNARY REVERSIBLE LOGIC

ONLINE TESTING IN TERNARY REVERSIBLE LOGIC MD. RAQIBUR RAHMAN Bachelor of Science, University of Dhaka, 2004 Master of Science, University of Dhaka, 2005 A Thesis Submitted to the School of Graduate Studies

UNIT - II LOGIC GATES AND GATES CLASSIFICATION

UNIT - II Logic Gates: Gates Classifications: Basic Gates (AND, OR, NOT), Universal Gates (NAND, NOR), Exclusive Gates (XOR, XNOR)(except circuit diagram) Logic Symbols, Logic Operators, Logical expression

GDI Technique : A Power-Efficient Method for Digital Circuits

GDI Technique : A Power-Efficient Method for Digital Circuits Kunal & Nidhi Kedia Department of Electronics & Telecommunication Engineering, Synergy Institute of Engineering & Technology, Dhenkanal, Odisha

DEPARTMENT OF INFORMATION TECHNLOGY

DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF INFORMATION TECHNLOGY Lab Manual for Computer Organization Lab ECS-453

Theory of Logic Circuits. Laboratory manual. Exercise 6

Zakład Mikroinformatyki i Teorii Automatów Cyfrowych Theory of Logic Circuits Laboratory manual Exercise 6 Selected arithmetic switching circuits 2008 Tomasz Podeszwa, Piotr Czekalski (edt.) 1. Number

ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT

216 ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT *P.Nirmalkumar, **J.Raja Paul Perinbam, @S.Ravi and #B.Rajan *Research Scholar,

Simulation & Synthesis Using VHDL

Floating Point Multipliers: Simulation & Synthesis Using VHDL By: Raj Kumar Singh - B.E. (Hons.) Electrical & Electronics Shivananda Reddy - B.E. (Hons.) Electrical & Electronics BITS, PILANI Outline Introduction

Chapter 3: Combinational Logic Design

Chapter 3: Combinational Logic Design 1 Introduction We have learned all the prerequisite material: Truth tables and Boolean expressions describe functions Expressions can be converted into hardware circuits

Synchronous Sequential Logic

Chapter 5 Synchronous Sequential Logic 5- Outline! Sequential Circuits! Latches! Flip-Flops! Analysis of Clocked Sequential Circuits! State Reduction and Assignment! Design Procedure 5-2 Sequential Circuits!

CPE 300L DIGITAL SYSTEM ARCHITECTURE AND DESIGN LABORATORY

CPE 300L DIGITAL SYSTEM ARCHITECTURE AND DESIGN LABORATORY LABORATORY 2 SEQUENTIAL CIRCUIT DESIGN DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS OBJECTIVE Learn on various

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

Digital Logic Design Basics Combinational Circuits Sequential Circuits Pu-Jen Cheng Adapted from the slides prepared by S. Dandamudi for the book, Fundamentals of Computer Organization and Design. Introduction