# ENGI 241 Experiment 5 Basic Logic Gates

Save this PDF as:

Size: px
Start display at page:

## Transcription

1 ENGI 24 Experiment 5 Basic Logic Gates OBJECTIVE This experiment will examine the operation of the AND, NAND, OR, and NOR logic gates and compare the expected outputs to the truth tables for these devices. The NOT function will be implemented using NAND and NOR gates. EUIPMENT AND PARTS REUIRED Protoboard DVM Logic Probe 74LS, 74LS2, 74LS8, 74LS32 2 each kω resistors INTRODUCTION The NOT circuit or inverter performs the basic logic function of complementation. It may be identified by the presence of a bubble on the input or the output of the traditional logic symbol or a triangle on the IEEE/IEC logic symbol as seen in Figure. The inverter has one input and one output and the output is the complement of the input. Figure contains the truth table for the NOT function. LOGIC DIAGRAM TRUTH TABLE A FIGURE All logic gates have two or more inputs and one output. These logic gates accept digital logic levels on their inputs and will provide a digital logic level output which is dependent on the type of logic gate and the inputs applied to the gate. For the TTL logic family, any gate input that is not connected will be treated as if a logic is present on that input. The number of different possible combinations of inputs is 2 n where n is the number of inputs. Therefore, four unique combinations of inputs are possible for a two input gate. FIGURE 2 The AND function is similar to the multiplication in mathematics, and provides a logic output only when all the inputs of the gate are at logic, and logic output for all other input combinations. Figure 2 contains the logic symbols and truth table for the AND function. The Boolean Equation for a 2 input AND gate, the Boolean Equation is: = AB <> Page

2 ENGI 24 Experiment 5 Basic Logic Gates FIGURE 3 The NAND function is the complement of the AND function and the logic symbols have the inversion on the output. The NAND function provides a logic on the output only when both inputs are logic, and a logic output for all other combinations. The logic diagrams and the truth table are in Figure 3. The Boolean Equation for a NAND gate is: = <2> FIGURE 4 The OR function is similar to the mathematical function of addition and the output for the OR gate may be analyzed using the laws of addition. The logic operator for the OR function is a + sign. The output will be logic only if all the inputs are logic, and the output will be logic anytime any input is at logic. The logic symbols and the truth table for the OR gate may be found in Figure 4 and the Boolean Equation for this function is: = A + B <3> FIGURE 5 The complement of the OR function is the NOR function and the logic symbol has the inversion present on the output. Figure 5 contains the logic diagram and the truth table for the NOR function and the Boolean Equation is: = A + B <4> If we take all the inputs of a NAND gate or a NOR gate and connect them together, we will have an inverter or NOT function. This may be useful in logic design when an inverter is required. If we have a NAND gate that is not used for the circuit and we need an inverter, we can construct the inverter by connecting all the inputs together and connecting the gate in the normal manner. The connection of the NAND gate and the NOR gate as an inverter may be found in Figure 6. FIGURE 6 FIGURE 7 Page 2

3 ENGI 24 Experiment 5 Basic Logic Gates PROCEDURE. Draw the entire logic diagram with pin functions for the 74LS, the 74LS2, the 74LS8, and the 74LS32. Label all pins and note their function. 2. Build the circuit of Figure 6 using the 74LS. Fill in Table with the logic levels using the 3. Build the circuit of Figure 6 using the 74LS2. Fill in Table 2 with the logic levels using the 4. Build the circuit of Figure 7 using the 74LS8. Fill in Table 3 with the logic levels using the 5. Build the circuit of Figure 7 using the 74LS. Fill in Table 4 with the logic levels using the 6. Build the circuit of Figure 7 using the 74LS32. Fill in Table 5 with the logic levels using the 7. Build the circuit of Figure 7 using the 74LS2. Fill in Table 6 with the logic levels using the logic probe, and the output voltage as measured with the DVM. 8. Construct the circuit of Figure 8 using only the 74LS2. Fill in Table 7 with the logic levels and voltages. FIGURE 8 9. Construct the circuit of Figure 9 using only the 74LS. Fill in Table 8 with the logic levels and voltages.. Leave one input of a 74LS8 unconnected and connect the other input to a logic level as indicated by the A input of Table 9. Fill in the table with the logic outputs observed.. Leave one input of a 74LS32 unconnected and connect the other input to a logic level as indicated by the A input of Table. Fill FIGURE 9 in the table with the logic outputs observed. 2. Leave one input of a 74LS unconnected and connect the other input to a logic level as indicated by the A input of Table. Fill in the table with the logic outputs observed. 3. Leave one input of a 74LS2 unconnected and connect the other input to a logic level as indicated by the A input of Table 2. Fill in the table with the logic outputs observed. Page 3

4 ENGI 24 Experiment 5 Basic Logic Gates DATA TABLES A Voltage A Voltage TABLE TABLE 2 TABLE 3 TABLE 4 TABLE 5 TABLE 6 TABLE 7 TABLE 8 Page 4

5 ENGI 24 Experiment 5 Basic Logic Gates TABLE 9 TABLE TABLE TABLE 2 UESTIONS. Explain the behavior of a 2 input TTL gate when one input is left open? 2. Draw the logic diagram of a 2 input NAND gate using only a 74LS2. 3. Draw the logic diagram of a 2 input AND gate using only a 74LS2. 4. Draw the logic diagram of a 2 input NOR gate using only a 74LS. 5. Draw the logic diagram of a 2 input OR gate using only a 74LS. 6. Draw the logic diagram and the truth table for a 4 input OR gate using only a 74LS Draw the logic diagram and the truth table for a 3 input AND gate using only a 74LS8. Page 5

### MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question.

CHAPTER3 QUESTIONS MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question. ) If one input of an AND gate is LOW while the other is a clock signal, the output

### 1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

File: chap04, Chapter 04 1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1. 2. True or False? A gate is a device that accepts a single input signal and produces one

### Gates, Circuits, and Boolean Algebra

Gates, Circuits, and Boolean Algebra Computers and Electricity A gate is a device that performs a basic operation on electrical signals Gates are combined into circuits to perform more complicated tasks

### Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.

Objectives Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop. describe how such a flip-flop can be SET and RESET. describe the disadvantage

### Digital circuits make up all computers and computer systems. The operation of digital circuits is based on

Digital Logic Circuits Digital circuits make up all computers and computer systems. The operation of digital circuits is based on Boolean algebra, the mathematics of binary numbers. Boolean algebra is

### CHAPTER 11: Flip Flops

CHAPTER 11: Flip Flops In this chapter, you will be building the part of the circuit that controls the command sequencing. The required circuit must operate the counter and the memory chip. When the teach

### ELEC 2210 - EXPERIMENT 1 Basic Digital Logic Circuits

Objectives ELEC - EXPERIMENT Basic Digital Logic Circuits The experiments in this laboratory exercise will provide an introduction to digital electronic circuits. You will learn how to use the IDL-00 Bit

### Basic Logic Gates Richard E. Haskell

BASIC LOGIC GATES 1 E Basic Logic Gates Richard E. Haskell All digital systems are made from a few basic digital circuits that we call logic gates. These circuits perform the basic logic functions that

### FORDHAM UNIVERSITY CISC 3593. Dept. of Computer and Info. Science Spring, 2011. Lab 2. The Full-Adder

FORDHAM UNIVERSITY CISC 3593 Fordham College Lincoln Center Computer Organization Dept. of Computer and Info. Science Spring, 2011 Lab 2 The Full-Adder 1 Introduction In this lab, the student will construct

### Gates & Boolean Algebra. Boolean Operators. Combinational Logic. Introduction

Introduction Gates & Boolean lgebra Boolean algebra: named after mathematician George Boole (85 864). 2-valued algebra. digital circuit can have one of 2 values. Signal between and volt =, between 4 and

### Digital Fundamentals. Lab 8 Asynchronous Counter Applications

Richland College Engineering Technology Rev. 0 B. Donham Rev. 1 (7/2003). Horne Rev. 2 (1/2008). Bradbury Digital Fundamentals CETT 1425 Lab 8 Asynchronous Counter Applications Name: Date: Objectives:

### CHAPTER 11 LATCHES AND FLIP-FLOPS

CHAPTER 11 LATCHES AND FLIP-FLOPS This chapter in the book includes: Objectives Study Guide 11.1 Introduction 11.2 Set-Reset Latch 11.3 Gated D Latch 11.4 Edge-Triggered D Flip-Flop 11.5 S-R Flip-Flop

### Lecture 8: Synchronous Digital Systems

Lecture 8: Synchronous Digital Systems The distinguishing feature of a synchronous digital system is that the circuit only changes in response to a system clock. For example, consider the edge triggered

### The components. E3: Digital electronics. Goals:

E3: Digital electronics Goals: Basic understanding of logic circuits. Become familiar with the most common digital components and their use. Equipment: 1 st. LED bridge 1 st. 7-segment display. 2 st. IC

### 3 The TTL NAND Gate. Fig. 3.1 Multiple Input Emitter Structure of TTL

3 The TTL NAND Gate 3. TTL NAND Gate Circuit Structure The circuit structure is identical to the previous TTL inverter circuit except for the multiple emitter input transistor. This is used to implement

### Digital Electronics Detailed Outline

Digital Electronics Detailed Outline Unit 1: Fundamentals of Analog and Digital Electronics (32 Total Days) Lesson 1.1: Foundations and the Board Game Counter (9 days) 1. Safety is an important concept

### BOOLEAN ALGEBRA & LOGIC GATES

BOOLEAN ALGEBRA & LOGIC GATES Logic gates are electronic circuits that can be used to implement the most elementary logic expressions, also known as Boolean expressions. The logic gate is the most basic

### Upon completion of unit 1.1, students will be able to

Upon completion of unit 1.1, students will be able to 1. Demonstrate safety of the individual, class, and overall environment of the classroom/laboratory, and understand that electricity, even at the nominal

### Decimal Number (base 10) Binary Number (base 2)

LECTURE 5. BINARY COUNTER Before starting with counters there is some vital information that needs to be understood. The most important is the fact that since the outputs of a digital chip can only be

### DM74LS05 Hex Inverters with Open-Collector Outputs

Hex Inverters with Open-Collector Outputs General Description This device contains six independent gates each of which performs the logic INVERT function. The open-collector outputs require external pull-up

### SEQUENTIAL CIRCUITS. Block diagram. Flip Flop. S-R Flip Flop. Block Diagram. Circuit Diagram

SEQUENTIAL CIRCUITS http://www.tutorialspoint.com/computer_logical_organization/sequential_circuits.htm Copyright tutorialspoint.com The combinational circuit does not use any memory. Hence the previous

### Lab 11 Digital Dice. Figure 11.0. Digital Dice Circuit on NI ELVIS II Workstation

Lab 11 Digital Dice Figure 11.0. Digital Dice Circuit on NI ELVIS II Workstation From the beginning of time, dice have been used for games of chance. Cubic dice similar to modern dice date back to before

### Apprentice Telecommunications Technician Test (CTT) Study Guide

Apprentice Telecommunications Technician Test (CTT) Study Guide 1 05/2014 Study Guide for Pacific Gas & Electric Company Apprentice Telecommunications Technician Qualifying Test (CTT) About the Test The

### Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa

Experiment # 9 Clock generator circuits & Counters Eng. Waleed Y. Mousa 1. Objectives: 1. Understanding the principles and construction of Clock generator. 2. To be familiar with clock pulse generation

### Experiment 8 Series-Parallel Circuits

Experiment 8 Series-Parallel Circuits EL 111 - DC Fundamentals By: Walter Banzhaf, E.K. Smith, and Winfield Young University of Hartford Ward College of Technology Objectives: 1. For the student to measure

### DM74LS00 Quad 2-Input NAND Gate

DM74LS00 Quad 2-Input NAND Gate General Description This device contains four independent gates each of which performs the logic NAND function. Ordering Code: August 1986 Revised March 2000 Order Number

### Digital Logic Elements, Clock, and Memory Elements

Physics 333 Experiment #9 Fall 999 Digital Logic Elements, Clock, and Memory Elements Purpose This experiment introduces the fundamental circuit elements of digital electronics. These include a basic set

### So far we have investigated combinational logic for which the output of the logic devices/circuits depends only on the present state of the inputs.

equential Logic o far we have investigated combinational logic for which the output of the logic devices/circuits depends only on the present state of the inputs. In sequential logic the output of the

### 30. Bode Plots. Introduction

0. Bode Plots Introduction Each of the circuits in this problem set is represented by a magnitude Bode plot. The network function provides a connection between the Bode plot and the circuit. To solve these

### Counters and Decoders

Physics 3330 Experiment #10 Fall 1999 Purpose Counters and Decoders In this experiment, you will design and construct a 4-bit ripple-through decade counter with a decimal read-out display. Such a counter

### 3.Basic Gate Combinations

3.Basic Gate Combinations 3.1 TTL NAND Gate In logic circuits transistors play the role of switches. For those in the TTL gate the conducting state (on) occurs when the baseemmiter signal is high, and

### EGR 278 Digital Logic Lab File: N278L3A Lab # 3 Open-Collector and Driver Gates

EGR 278 Digital Logic Lab File: N278L3A Lab # 3 Open-Collector and Driver Gates A. Objectives The objectives of this laboratory are to investigate: the operation of open-collector gates, including the

### Input, Process and Output

Intermediate 1 Physics Electronics Input, Process and Output Digital Logic Gates Intermediate 1 Physics Electronics Input, Process and Output 1 2 Input, Process and Output Electronic Systems When something

### United States Naval Academy Electrical and Computer Engineering Department. EC262 Exam 1

United States Naval Academy Electrical and Computer Engineering Department EC262 Exam 29 September 2. Do a page check now. You should have pages (cover & questions). 2. Read all problems in their entirety.

### Figure 8-1 Four Possible Results of Adding Two Bits

CHPTER EIGHT Combinational Logic pplications Thus far, our discussion has focused on the theoretical design issues of computer systems. We have not yet addressed any of the actual hardware you might find

### CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate General Description The CD4001BC and CD4011BC quad gates are monolithic complementary MOS (CMOS) integrated

### MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer General Description The MM74C150 and MM82C19 multiplex 16 digital lines to 1 output. A 4-bit address code determines

INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS

### Elementary Logic Gates

Elementary Logic Gates Name Symbol Inverter (NOT Gate) ND Gate OR Gate Truth Table Logic Equation = = = = = + C. E. Stroud Combinational Logic Design (/6) Other Elementary Logic Gates NND Gate NOR Gate

### Lab 7: Operational Amplifiers Part I

Lab 7: Operational Amplifiers Part I Objectives The objective of this lab is to study operational amplifier (op amp) and its applications. We will be simulating and building some basic op amp circuits,

### Chapter 6 TRANSISTOR-TRANSISTOR LOGIC. 3-emitter transistor.

Chapter 6 TRANSISTOR-TRANSISTOR LOGIC The evolution from DTL to TTL can be seen by observing the placement of p-n junctions. For example, the diode D2 from Figure 2 in the chapter on DTL can be replaced

### Chapter 2 Logic Gates and Introduction to Computer Architecture

Chapter 2 Logic Gates and Introduction to Computer Architecture 2.1 Introduction The basic components of an Integrated Circuit (IC) is logic gates which made of transistors, in digital system there are

### RUTGERS UNIVERSITY Department of Electrical and Computer Engineering 14:332:233 DIGITAL LOGIC DESIGN LABORATORY

RUTGERS UNIVERSITY Department of Electrical and Computer Engineering 14:332:233 DIGITAL LOGIC DESIGN LABORATORY Fall 2012 Contents 1 LABORATORY No 1 3 11 Equipment 3 12 Protoboard 4 13 The Input-Control/Output-Display

### Chapter 10 Advanced CMOS Circuits

Transmission Gates Chapter 10 Advanced CMOS Circuits NMOS Transmission Gate The active pull-up inverter circuit leads one to thinking about alternate uses of NMOS devices. Consider the circuit shown in

### Table 1 Comparison of DC, Uni-Polar and Bi-polar Stepper Motors

Electronics Exercise 3: Uni-Polar Stepper Motor Controller / Driver Mechatronics Instructional Laboratory Woodruff School of Mechanical Engineering Georgia Institute of Technology Lab Director: I. Charles

### MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer General Description The MM74C150 and MM82C19 multiplex 16 digital lines to 1 output. A 4-bit address code determines

### National Quali cations 2014. Forename(s) Surname Number of seat. Date of birth Day Month Year Scottish candidate number

N5 X73/75/0 FOR OFFICIAL USE National Quali cations 04 Mark Engineering Science THURSDAY, 5 MAY :00 PM :30 PM *X73750* Fill in these boxes and read what is printed below. Full name of centre Town Forename(s)

### Chapter 1. Computation theory

Chapter 1. Computation theory In this chapter we will describe computation logic for the machines. This topic is a wide interdisciplinary field, so that the students can work in an interdisciplinary context.

### Agilent Technologies 1670G Series (Option 004) Pattern Generator Specifications and Characteristics

Agilent Technologies 1670G Series (Option 004) Pattern Generator Specifications and Characteristics Maximum memory depth 258,048 vectors Number of output channels at 100 MHz to 200 MHz clock 16 Number

### Latches, the D Flip-Flop & Counter Design. ECE 152A Winter 2012

Latches, the D Flip-Flop & Counter Design ECE 52A Winter 22 Reading Assignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7. Basic Latch 7.2 Gated SR Latch 7.2. Gated SR

### Sequential Logic Design Principles.Latches and Flip-Flops

Sequential Logic Design Principles.Latches and Flip-Flops Doru Todinca Department of Computers Politehnica University of Timisoara Outline Introduction Bistable Elements Latches and Flip-Flops S-R Latch

### Logic in Computer Science: Logic Gates

Logic in Computer Science: Logic Gates Lila Kari The University of Western Ontario Logic in Computer Science: Logic Gates CS2209, Applied Logic for Computer Science 1 / 49 Logic and bit operations Computers

### Gates. J. Robert Jump Department of Electrical And Computer Engineering Rice University Houston, TX 77251

Gates J. Robert Jump Department of Electrical And Computer Engineering Rice University Houston, T 77251 1. The Evolution of Electronic Digital Devices...1 2. Logical Operations and the Behavior of Gates...2

### DEGREE: Bachelor in Biomedical Engineering YEAR: 2 TERM: 2 WEEKLY PLANNING

SESSION WEEK COURSE: Electronic Technology in Biomedicine DEGREE: Bachelor in Biomedical Engineering YEAR: 2 TERM: 2 WEEKLY PLANNING DESCRIPTION GROUPS (mark X) SPECIAL ROOM FOR SESSION (Computer class

### Series and Parallel Circuits

Pre-Laboratory Assignment Series and Parallel Circuits ECE 2100 Circuit Analysis Laboratory updated 16 May 2011 1. Consider the following series circuit. Derive a formula to calculate voltages V 1, V 2,

### CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate General Description The CD4001BC and CD4011BC quad gates are monolithic complementary MOS (CMOS) integrated circuits cotructed

### Mixed Logic A B A B. 1. Ignore all bubbles on logic gates and inverters. This means

Mixed Logic Introduction Mixed logic is a gate-level design methodology used in industry. It allows a digital logic circuit designer the functional description of the circuit from its physical implementation.

### Electronics Technology

Teacher Assessment Blueprint Electronics Technology Test Code: 5907 / Version: 01 Copyright 2011 NOCTI. All Rights Reserved. General Assessment Information Blueprint Contents General Assessment Information

### Physics. Cambridge IGCSE. Workbook. David Sang. Second edition. 9780521757843 Cambers & Sibley: IGCSE Physics Cover. C M Y K

Cambridge IGCSE Physics, Second edition matches the requirements of the latest Cambridge IGCSE Physics syllabus (0625). It is endorsed by Cambridge International Examinations for use with their examination.

### MM74HC14 Hex Inverting Schmitt Trigger

MM74HC14 Hex Inverting Schmitt Trigger General Description The MM74HC14 utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as

### DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs

DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits

### Boolean Algebra Part 1

Boolean Algebra Part 1 Page 1 Boolean Algebra Objectives Understand Basic Boolean Algebra Relate Boolean Algebra to Logic Networks Prove Laws using Truth Tables Understand and Use First Basic Theorems

### DM74121 One-Shot with Clear and Complementary Outputs

June 1989 Revised July 2001 DM74121 One-Shot with Clear and Complementary Outputs General Description The DM74121 is a monostable multivibrator featuring both positive and negative edge triggering with

### Diodes have an arrow showing the direction of the flow.

The Big Idea Modern circuitry depends on much more than just resistors and capacitors. The circuits in your computer, cell phone, Ipod depend on circuit elements called diodes, inductors, transistors,

### DEPARTMENT OF INFORMATION TECHNLOGY

DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF INFORMATION TECHNLOGY Lab Manual for Computer Organization Lab ECS-453

### EXPERIMENT 8. Flip-Flops and Sequential Circuits

EXPERIMENT 8. Flip-Flops and Sequential Circuits I. Introduction I.a. Objectives The objective of this experiment is to become familiar with the basic operational principles of flip-flops and counters.

### Design and Development of Virtual Instrument (VI) Modules for an Introductory Digital Logic Course

Session ENG 206-6 Design and Development of Virtual Instrument (VI) Modules for an Introductory Digital Logic Course Nikunja Swain, Ph.D., PE South Carolina State University swain@scsu.edu Raghu Korrapati,

### CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012

CDA 3200 Digital Systems Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012 Outline Multi-Level Gate Circuits NAND and NOR Gates Design of Two-Level Circuits Using NAND and NOR Gates

### FB-DC3 Electric Circuits: Series and Parallel Circuits

CREST Foundation Electrical Engineering: DC Electric Circuits Kuphaldt FB-DC3 Electric Circuits: Series and Parallel Circuits Contents 1. What are "series" and "parallel"? 2. Simple series circuits 3.

### Study Guide for the Electronics Technician Pre-Employment Examination

Bay Area Rapid Transit District Study Guide for the Electronics Technician Pre-Employment Examination INTRODUCTION The Bay Area Rapid Transit (BART) District makes extensive use of electronics technology

### DM74LS47 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs

DM74LS47 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs General Description The DM74LS47 accepts four lines of BCD (8421) input data, generates their complements internally and decodes the

### COMBINATIONAL CIRCUITS

COMBINATIONAL CIRCUITS http://www.tutorialspoint.com/computer_logical_organization/combinational_circuits.htm Copyright tutorialspoint.com Combinational circuit is a circuit in which we combine the different

### Karnaugh Maps & Combinational Logic Design. ECE 152A Winter 2012

Karnaugh Maps & Combinational Logic Design ECE 52A Winter 22 Reading Assignment Brown and Vranesic 4 Optimized Implementation of Logic Functions 4. Karnaugh Map 4.2 Strategy for Minimization 4.2. Terminology

### MM54C150 MM74C150 16-Line to 1-Line Multiplexer

MM54C150 MM74C150 16-Line to 1-Line Multiplexer MM72C19 MM82C19 TRI-STATE 16-Line to 1-Line Multiplexer General Description The MM54C150 MM74C150 and MM72C19 MM82C19 multiplex 16 digital lines to 1 output

### Tutorial 12 Solutions

PHYS000 Tutorial 2 solutions Tutorial 2 Solutions. Two resistors, of 00 Ω and 200 Ω, are connected in series to a 6.0 V DC power supply. (a) Draw a circuit diagram. 6 V 00 Ω 200 Ω (b) What is the total

### Electronics I - Laboratory 1 Diode I/V Characteristics

Electronics I - Laboratory 1 Diode I/V Characteristics I. Objectives 1. Develop I/V characteristics of a silicon diode. 2. Develop I/V characteristics of a germanium diode. 3. Develop I/V characteristics

### School of Engineering Department of Electrical and Computer Engineering

1 School of Engineering Department of Electrical and Computer Engineering 332:223 Principles of Electrical Engineering I Laboratory Experiment #4 Title: Operational Amplifiers 1 Introduction Objectives

### 2 : BISTABLES. In this Chapter, you will find out about bistables which are the fundamental building blocks of electronic counting circuits.

2 : BITABLE In this Chapter, you will find out about bistables which are the fundamental building blos of electronic counting circuits. et-reset bistable A bistable circuit, also called a latch, or flip-flop,

### EE 42/100 Lecture 24: Latches and Flip Flops. Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad

A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 24 p. 1/20 EE 42/100 Lecture 24: Latches and Flip Flops ELECTRONICS Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad University of California,

### Circuits and Boolean Expressions

Circuits and Boolean Expressions Provided by TryEngineering - Lesson Focus Boolean logic is essential to understanding computer architecture. It is also useful in program construction and Artificial Intelligence.

### HCF4001B QUAD 2-INPUT NOR GATE

QUAD 2-INPUT NOR GATE PROPAGATION DELAY TIME: t PD = 50ns (TYP.) at V DD = 10V C L = 50pF BUFFERED INPUTS AND OUTPUTS STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS QUIESCENT CURRENT SPECIFIED UP TO 20V

### Module 3: Floyd, Digital Fundamental

Module 3: Lecturer : Yongsheng Gao Room : Tech - 3.25 Email : yongsheng.gao@griffith.edu.au Structure : 6 lectures 1 Tutorial Assessment: 1 Laboratory (5%) 1 Test (20%) Textbook : Floyd, Digital Fundamental

### BINARY CODED DECIMAL: B.C.D.

BINARY CODED DECIMAL: B.C.D. ANOTHER METHOD TO REPRESENT DECIMAL NUMBERS USEFUL BECAUSE MANY DIGITAL DEVICES PROCESS + DISPLAY NUMBERS IN TENS IN BCD EACH NUMBER IS DEFINED BY A BINARY CODE OF 4 BITS.

### Analog & Digital Electronics Course No: PH-218

Analog & Digital Electronics Course No: PH-218 Lec-28: Logic Gates & Family Course Instructor: Dr. A. P. VAJPEYI Department of Physics, Indian Institute of Technology Guwahati, India 1 Digital Logic Gates

### Lab 1: Study of Gates & Flip-flops

1.1 Aim Lab 1: Study of Gates & Flip-flops To familiarize with circuit implementations using ICs and test the behavior of different logic gates and Flip-flops. 1.2 Hardware Requirement a. Equipments -

### Chapter 2: Boolean Algebra and Logic Gates. Boolean Algebra

The Universit Of Alabama in Huntsville Computer Science Chapter 2: Boolean Algebra and Logic Gates The Universit Of Alabama in Huntsville Computer Science Boolean Algebra The algebraic sstem usuall used

### CSE140: Midterm 1 Solution and Rubric

CSE140: Midterm 1 Solution and Rubric April 23, 2014 1 Short Answers 1.1 True or (6pts) 1. A maxterm must include all input variables (1pt) True 2. A canonical product of sums is a product of minterms

### 74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs

74HC574 Octal D-Type Flip-Flop with 3-STATE Outputs General Description Ordering Code: March 1993 Revised May 2005 The HC574 is an advanced high speed CMOS octal flipflop with 3-STATE output fabricated

### COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

PH-315 COMINATIONAL and SEUENTIAL LOGIC CIRCUITS Hardware implementation and software design A La Rosa I PURPOSE: To familiarize with combinational and sequential logic circuits Combinational circuits

### List of Experiment. 8. To study and verify the BCD to Seven Segments DECODER.(IC-7447).

G. H. RAISONI COLLEGE OF ENGINEERING, NAGPUR Department of Electronics & Communication Engineering Branch:-4 th Semester[Electronics] Subject: - Digital Circuits List of Experiment Sr. Name Of Experiment

### Lecture-3 MEMORY: Development of Memory:

Lecture-3 MEMORY: It is a storage device. It stores program data and the results. There are two kind of memories; semiconductor memories & magnetic memories. Semiconductor memories are faster, smaller,

### Lab #4 Thevenin s Theorem

In this experiment you will become familiar with one of the most important theorems in circuit analysis, Thevenin s Theorem. Thevenin s Theorem can be used for two purposes: 1. To calculate the current

### earlier in the semester: The Full adder above adds two bits and the output is at the end. So if we do this eight times, we would have an 8-bit adder.

The circuit created is an 8-bit adder. The 8-bit adder adds two 8-bit binary inputs and the result is produced in the output. In order to create a Full 8-bit adder, I could use eight Full -bit adders and

### Preamble. Kirchoff Voltage Law (KVL) Series Resistors. In this section of my lectures we will be. resistor arrangements; series and

Preamble Series and Parallel Circuits Physics, 8th Edition Custom Edition Cutnell & Johnson Chapter 0.6-0.8, 0.0 Pages 60-68, 69-6 n this section of my lectures we will be developing the two common types

### exclusive-or and Binary Adder R eouven Elbaz reouven@uwaterloo.ca Office room: DC3576

exclusive-or and Binary Adder R eouven Elbaz reouven@uwaterloo.ca Office room: DC3576 Outline exclusive OR gate (XOR) Definition Properties Examples of Applications Odd Function Parity Generation and Checking

### Experiment teaching of digital electronic technology using Multisim 12.0

World Transactions on Engineering and Technology Education Vol.12, No.1, 2014 2014 WIETE Experiment teaching of digital electronic technology using Multisim 12.0 Qiu-xia Liu Heze University Heze, Shandong,

### Engr354: Digital Logic Circuits

Engr354: igital Circuits Chapter 7 Sequential Elements r. Curtis Nelson Sequential Elements In this chapter you will learn about: circuits that can store information; Basic cells, latches, and flip-flops;