An analytical gate tunneling current model for MOSFETs



Similar documents
MOS (metal-oxidesemiconductor) 李 2003/12/19

Chapter 5. Second Edition ( 2001 McGraw-Hill) 5.6 Doped GaAs. Solution

CONTENTS. Preface Energy bands of a crystal (intuitive approach)

Fourth generation MOSFET model and its VHDL-AMS implementation

High Open Circuit Voltage of MQW Amorphous Silicon Photovoltaic Structures

Characteristics of blocking voltage for power 4H-SiC BJTs with mesa edge termination

CHAPTER 10 Fundamentals of the Metal Oxide Semiconductor Field Effect Transistor

SMA Compound Semiconductors Lecture 2 - Metal-Semiconductor Junctions - Outline Introduction

Evaluation of the Surface State Using Charge Pumping Methods

Highly Scalable NAND Flash Memory Cell Design Embracing Backside Charge Storage

The MOSFET Transistor

Tobias Märkl. November 16, 2009

Integrated Circuits & Systems

Integration of a fin experiment into the undergraduate heat transfer laboratory

MOSFET DEVICE MODELING FOR ANALOG CIRCUITS DESIGN

MOS Capacitor CHAPTER OBJECTIVES

CO2005: Electronics I (FET) Electronics I, Neamen 3th Ed. 1

Simulation of Gate Leakage Currents in UTB MOSFETs and Nanowires Andreas Schenk ETH Zurich

Automotive MOSFETs in Linear Applications: Thermal Instability

Fabrication and Characterization of N- and P-Type a-si:h Thin Film Transistors

Solid State Detectors = Semi-Conductor based Detectors

Lecture 090 Large Signal MOSFET Model (3/24/10) Page 090-1

Transconductance. (Saturated) MOSFET Small-Signal Model. The small-signal drain current due to v gs is therefore given by

Introduction to VLSI Fabrication Technologies. Emanuele Baravelli

BJT Ebers-Moll Model and SPICE MOSFET model

EDC Lesson 12: Transistor and FET Characteristics EDCLesson12- ", Raj Kamal, 1

Development of New Inkjet Head Applying MEMS Technology and Thin Film Actuator

Field-Effect (FET) transistors

d d Φ * Φdx T(B) Barrier (B ) : Vo = 5, a = 2 Well (W ) : Vo= -5, a = ENERGY (E)

Lecture 030 DSM CMOS Technology (3/24/10) Page 030-1

The MOS Transistor in Weak Inversion

AN3022. Establishing the Minimum Reverse Bias for a PIN Diode in a High-Power Switch. 1. Introduction. Rev. V2


Copyright 2000 IEEE. Reprinted from IEEE MTT-S International Microwave Symposium 2000

DESIGN, FABRICATION AND ELETRICAL CHARACTERIZATION OF SOI FINFET TRANSISTORS

Electron mobility in MOSFETs with ultrathin RTCVD silicon nitride/oxynitride stacked gate dielectrics

Analysis of Broadband Slot Cut Semi-Circular Microstrip Antennas

A PHYSICAL MODEL FOR MOSFET OUTPUT RESISTANCE. by J. H. Huang, 2. H. Liu, M. C. Jeng, P. K. KO, C. Hu. Memorandum No.

SEMICONDUCTOR I: Doping, semiconductor statistics (REF: Sze, McKelvey, and Kittel)

A Novel Multi Frequency Rectangular Microstrip Antenna with Dual T Shaped Slots for UWB Applications

- particle with kinetic energy E strikes a barrier with height U 0 > E and width L. - classically the particle cannot overcome the barrier

Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications

Modeling the Characteristics of a High-k HfO 2 -Ta 2 O 5 Capacitor in Verilog-A

ECE 410: VLSI Design Course Introduction

PARTICLE SIMULATION ON MULTIPLE DUST LAYERS OF COULOMB CLOUD IN CATHODE SHEATH EDGE

Solar Cell Parameters and Equivalent Circuit

Analyzing Electrical Effects of RTA-driven Local Anneal Temperature Variation

Lecture 8 MOSFET(I) MOSFET I-V CHARACTERISTICS

Electronic transport properties of nano-scale Si films: an ab initio study

Nanoscale Resolution Options for Optical Localization Techniques. C. Boit TU Berlin Chair of Semiconductor Devices

Semiconductor doping. Si solar Cell

Field Effect Transistors

Broadband THz Generation from Photoconductive Antenna

An Introduction to the EKV Model and a Comparison of EKV to BSIM

Lecture 9 - MOSFET (I) MOSFET I-V Characteristics. October 6, 2005

UNIT I: INTRFERENCE & DIFFRACTION Div. B Div. D Div. F INTRFERENCE

potential in the centre of the sphere with respect to infinity.

Sheet Resistance = R (L/W) = R N L

Implementation Of High-k/Metal Gates In High-Volume Manufacturing

Nanotechnologies for the Integrated Circuits

Lecture 9 - MOSFET (I) MOSFET I-V Characteristics. March 6, 2003

ELEC 3908, Physical Electronics, Lecture 15. BJT Structure and Fabrication

CHAPTER 26 ELECTROSTATIC ENERGY AND CAPACITORS

Hydraulic Jumps and Non-uniform Open Channel Flow, Course #507. Presented by: PDH Enterprises, LLC PO Box 942 Morrisville, NC

Lecture 25 Design Example for a Channel Transition. I. Introduction

National Laboratory of Antennas and Microwave Technology Xidian University Xi an, Shaanxi , China

4 SENSORS. Example. A force of 1 N is exerted on a PZT5A disc of diameter 10 mm and thickness 1 mm. The resulting mechanical stress is:

CFD SIMULATION OF SDHW STORAGE TANK WITH AND WITHOUT HEATER

Thermal Resistance, Power Dissipation and Current Rating for Ceramic and Porcelain Multilayer Capacitors

Optical Hyperdoping: Transforming Semiconductor Band Structure for Solar Energy Harvesting

Solid-State Physics: The Theory of Semiconductors (Ch ) SteveSekula, 30 March 2010 (created 29 March 2010)

A PRACTICAL MINIATURIZED U-SLOT PATCH ANTENNA WITH ENHANCED BANDWIDTH

Intel s Revolutionary 22 nm Transistor Technology

Crystalline solids. A solid crystal consists of different atoms arranged in a periodic structure.

Mode Patterns of Parallel plates &Rectangular wave guides Mr.K.Chandrashekhar, Dr.Girish V Attimarad

THE CURRENT-VOLTAGE CHARACTERISTICS OF AN LED AND A MEASUREMENT OF PLANCK S CONSTANT Physics 258/259

Leakage Power Reduction Using Sleepy Stack Power Gating Technique

Chapter 1 Units, Physical Quantities, and Vectors

Micro-Power Generation

HEAT TRANSFER ENHANCEMENT IN FIN AND TUBE HEAT EXCHANGER - A REVIEW

International Journal of Electronics and Computer Science Engineering 1482

Modeling SRAM Start-Up Behavior for Physical Unclonable Functions

Efficiency of a Light Emitting Diode

Silicon-On-Glass MEMS. Design. Handbook

3. Diodes and Diode Circuits. 3. Diodes and Diode Circuits TLT-8016 Basic Analog Circuits 2005/2006 1

Stability of Evaporating Polymer Films. For: Dr. Roger Bonnecaze Surface Phenomena (ChE 385M)

LAB 7 MOSFET CHARACTERISTICS AND APPLICATIONS

Bob York. Transistor Basics - MOSFETs

Transistor Characteristics and Single Transistor Amplifier Sept. 8, 1997

Introduction to CMOS VLSI Design

POURING THE MOLTEN METAL

INTERNATIONAL JOURNAL OF MECHANICAL ENGINEERING AND TECHNOLOGY (IJMET)

Effect of design parameters on temperature rise of windings of dry type electrical transformer

ENS 07 Paris, France, 3-4 December 2007

Human Exposure to Outdoor PLC System

T-slot Broadband Rectangular Patch Antenna

Chapter 2 The Study on Polycrystalline Pentacene Thin Film Transistors

Transcription:

Физика и техника полупроводников, 2012, том 46, вып. 3 An analytical gate tunneling current model for MOSFETs Iman Abaspur Kazerouni, Seyed Ebrahim Hosseini Electrical and Computer Department, Sabzevar Tarbiat Moallem University, Tohidshahr, Sabzevar, Iran (Получена 14 сентября 2010 г. Принята к печати 10 сентября 2011 г.) Gate tunneling current of MOSFETs is an important factor in modeling ultra small devices. In this paper, gate tunneling in present-generation MOSFETs is studied. In the proposed model, we calculate the electron wave function at the semiconductor oxide interface and inversion charge by treating the inversion layer as a potential well, including some simplifying assumptions. Then we compute the gate tunneling current using the calculated wave function. The proposed model results have an excellent agreement with experimental results in the literature. 1. Introduction Progress in MOS/VLSI technology is accomplished by a constant trend to decrease the gate oxide thickness. This serves two main purposes: 1) to increase the transistor transconductance, which in turn improves the circuit speed, and 2) to avoid short-channel effects [1]. Doping concentration must be increased in short channel MOSFETs in order to reduce depletion region width. Thus in these MOSFETs the substrate doping concentration is increased proportional to oxide thickness decrease. These two effects result in a very high electric field at the oxide semiconductor interface, which causes severe band bending in the semiconductor near the interface, creating a potential well structure. The carrier energy is quantized in this potential well [2]. Some of the carriers can pass the oxide and arrive at gate electrode. Hence, gate tunneling phenomenon occurs and the resulting gate current affects MOSFET performance. In ref. [3,4], a simple analytical equation has been obtained for calculation of the gate tunneling current by assumption of a trapezoid potential well. Lee and Hu [5] came up with a semiempirical model. They do not take into account the energy levels due to confined carriers in potential well. In Lin and Kuo [6] and Liu et al. [7] models, these energy levels have been also neglected. In 2008, Mondal et al. [8] presented a model in which confined carriers and their effects have been considered. They achieved an equation for electron wave function, which is dependent on the width of the potential well. One of the effects of carrier confinement and subsequent energy quantization is that the shape of the carrier distribution in the semiconductor is changed. In this paper, we present a novel model for gate tunneling current density based on the idea of ref. [8]. In the proposed model, electron wave function at interface is calculated using basic equations and some simplifications regarding the potential well structure. Then an equation is proposed for gate tunneling current which predicts the gate current for various doping levels, gate bias and oxide thicknesses. This paper is originated as follows. Section 2 presents a compact E-mail: imanabaspur@gmail.com expression for the electron wave function, inversion charge and available carriers for tunneling. In section 3 the gate tunneling current density is derived. Section 4 and 5 present simulation results of the proposed model and summary, respectively. 2. Proposed vodel 2.1. Simplifying Assumptions In this paper, a silicon n-channel MOSFET (NMOS) has been investigated. Fig. 1 shows a cross-sectional view of an NMOS structure under strong inversion. The band bending in the semiconductor near the interface has a soft slope (Fig. 2, a). In different researches, the band profile within an inversion layer has been considered with different shapes such as trapezoid [9], parabola [10] and rectangular [8]. In this investigation we assume a rectangular potential well approach. This simplifies mathematical calculations considerably. Since ultimate gate tunneling current is important, the well parameters must be adjusted. For further simplification, the well is considered symmetric with a depth E c and a width 2L [8]. Because E c and qϕ s (ϕ s is the surface potential) are much larger than the ground-state energy level E 1 (measured with respect to the conduction band energy at the interface denoted by E c (0)), this assumption is agreeable. Most of inversion layer electrons, which play the main role in current transport, are in the first quantized energy level. Fig. 2,b shows the final potential well upon using simplifications. Figure 1. Cross-sectional view of an n-channel MOSFET. 400

An analytical gate tunneling current model for MOSFETs 401 2.2. Electron wave function In the popular triangular-well approximation the energy E 1 of the ground state equals [8]: ( ) 2 1/3 {[ ][ ( )]} 2/3 9π qn E 1 = 0.75 qq r 1 +ln (1) 2m e 8ε s Q r where m e, and ε s are effective mass of the electrons in the semiconductor, reduced Planck s constant and relative permittivity of the semiconductor, respectively. For the assumed rectangular well approach the width 2L is adjusted warranting E 1,rectangular = E 1,triangle. The effective masses of the electrons in the oxide and in the semiconductor channel have been taken as m e = 0.5m 0 and m ox = 0.98m 0, respectively, where m 0 is the rest mass of an electron. The term N is inversion layer charge and expressed as N = [ ε on (V GB ϕ ms ϕ s )/(qt ox ) ] N dep where ε ox and t ox are the relative permittivity and thickness, respectively, of the oxide, ϕ ms is the metal semiconductor work function difference, and N dep is the concentration of the depletion ions per unit area. Q r is a reference surface change density, which is given by: Q r = 2qε s N A [ϕ s +ϕ t exp(6)] 1/2. (2) It is assumed that once the system reaches strong inversion, the surface potential ϕ s gets essentially pinned at (2ϕ F +6ϕ t ) [11], where ϕ F is the bulk potential, given by ϕ F = ϕ t ln(n A /n i ), with ϕ t being the thermal voltage, N A is the substrate doping concentration, and n i is the semiconductor intrinsic carrier concentration. The time-independent Schrödinger equation in one dimension is: ( 2 d 2 ) 2m(x)dx 2 + E c(x) ψ(x) = E 1 ψ(x) (3) where ψ(x) is the electron wave function. A solution of Eq. (3) for the ground state in the proposed potential well (Fig. 2, b) will be: { αcos[k(x L)], 0 < x < 2L ψ(x) = αcos(kl)exp( k x L )exp kl, x < 0, x >2L (4) where K and k are the wave numbers: 2me E 1 2me ( E c E 1 ) K = 2 and k = 2. In order to keep the well symmetrical the unique mass value m(x) = m e was used in Eq. (3). The interrelation between L, K and k is: 2L = 2 ( ) k K arctg. (5) K In Eq. (4), the coefficient α determines the magnitude of the wave function. The gate tunneling current increases with Figure 2. a band diagram of the NMOS structure and b the obtained symmetric rectangular potential well after simplifications. an increase in the wave function at an oxide semiconductor interface. For the infinite E c, the value of α would equal L 1/2. For the finite barrier the corrections should be made as: α = ηl 1/2 (6) where η < 1. The factor η depends on the well width 2L, but our simulation experience shows that one can approximately put η = 0.88 for all practical cases. 3. Gate tunneling current Under the inversion condition, electron leakage from the inversion layer into the metal dominates the gate current. In this section, the gate tunneling current density is obtained using the tunneling probability according to the calculated wave function in previous section. The height of the potential barrier and the amount of carriers in the device are important parameters in the tunneling probability. Based on WKB approximation tunneling probability (P T ) is expressed as: ( 0 ) P t = exp 2 k ox (x)dx t ox (7) 8 Физика и техника полупроводников, 2012, том 46, вып. 3

402 Iman Abaspur Kazerouni, Seyed Ebrahim Hosseini where k ox is the wave number of electrons in the oxide [12] and can be expressed as: 2mox k ox (x) = 2 ( E c E 1 + qf ox x) (8) where F ox is the constant electric field across the oxide. The expression for k ox (x), as given by Eq. (8), is substituted in the expression for P T. After simplifications, the tunneling probability can be obtained as: ( 4 2qFox m ox P T = exp 3 2 {( t ox + E ) 3/2 c E 1 qf ox ( Ec E 1 qf ox ) 3/2 }). (9) The general expression for the total charge density Q within the semiconductor is given by the equation: Q = ε ox(v GB ϕ ox ϕ s ) t ox. (10) Now based on ref. [8], the gate tunneling current density can be given by: J = (Q 2qε s N A ϕ s ) ψ(0) 2 V f P T 2E 1 (11) V GB m m where V f (= 1V) is a fitting parameter and m m is the effective mass of electrons in the metal, (2E 1 /m m ) 1/2 is defined as electron velocity at the oxide metal interface. The gate tunneling current density has been achieved using the electron wave function at x = 0. It is to be noted that this value depends on the gate voltage and the oxide width. Comparison of the simulation results of the gate tunneling current density with experimental results [13,14] shows an acceptable match between them. 4. Simulation results Fig. 3 shows electron wave function for a NMOS structure with N A = 4 10 14 cm 3, t ox = 2.3nm and V GB = 0.62V. The results of Stern Howard model [15] and Mondal Dutta model [8] are also shown in Fig. 3 for comparison. Typical value of the conduction band discontinuity E at the interface to 3.2eV (for Si SiO 2 systems), whereas near the onset of strong inversion, the surface potential ϕ s typically ranges around 1V or so. In Stern Howard model, wave function penetration into the oxide barrier is not considered. In that model the value of wave function at oxide semiconductor is zero but in the proposed model and Mondal Dutta model, the wave function profile shows a nonzero value at the oxide semiconductor interface, corresponding to the rectangular well structures. Fig. 4 shows the wave function profiles for three NMOSs with N A = 1 10 17 cm 3, V GB = 0.93V, t ox = 1.2nm, Figure 3. The electron wave function for a NMOS with N A = 4 10 14 cm 3, t ox = 2.3nm and V GB = 0.62V obtained from the proposed model (solid), the Stern Howard [15] model (dashdotted line) and the Mondal Dutta model [8] (dotted). Figure 4. Electron wave functions based on proposed model for devices with N A = 10 17 cm 3, V GB = 0.93V. t ox = 1.8nm and t ox = 2.2nm. The magnitude of the wave function at the peak and across the interface decrease with an increase in the oxide thickness, which is expected. The number of electrons available for tunneling from the semiconductor into the metal gate (N) is shown as a function of the gate-to-body voltage in Fig. 5. The carrier concentration in the inversion layer has been calculated in presence of quantum effects and in strong inversion state. Fig. 5 shows the number of electrons for various substrate doping and oxide widths. The concentration of the depletion ions per unit area (N dep ) decreases as the substrate doping concentration (N A ) decreases and this causes the number of electrons available for tunneling (N) to increase. The results of the proposed model and experimental data for a NMOS structure with N A = 8.5 10 17 cm 3 and t ox = 1.83nm, are shown in Fig. 6. Also in- Физика и техника полупроводников, 2012, том 46, вып. 3

An analytical gate tunneling current model for MOSFETs 403 cluded is the comparison of the experimental results borrowed from refs. [13,14] with the proposed model for t ox = 2.3nm and N A = 4.2 10 17 cm 3 and for t ox = 2nm and N A = 6.5 10 17 cm 3. The variations of N A within a relatively narrow range in Fig. 6 are practically unimportant, so that a large difference between the currents for three samples is due to different insulator thicknesses. A theory-to-experiment agreement is seen to be quite satisfactory. Fig. 7 shows the inversion layer thickness 2L as a function of the applied gate-to-body voltage V GB for a device having Figure 7. Inversion layer thickness 2L as a function of the applied gate-to-body voltage V GB for a device having N A = 8.5 10 17 cm 3 and t ox = 2.3nm. N A = 8.5 10 17 cm 3 and t ox = 2.3nm. A large number of simulations performed for varying substrate doping and oxide thickness evidences that 2L decreased with an increase in the substrate doping as well as with the gate voltage. 5. Conclusions Figure 5. The number of electrons for various substrate doping concentrations and oxide widths. In this paper, we have presented a novel model for obtaining the electron wave function at the oxide semiconductor interface and the gate tunneling current density based on the tunneling probability. In this model, a symmetric rectangular potential well has been considered using some simplifications. Comparison of the simulation results of the gate tunneling current density with experimental results shows an acceptable match between them. For example with t ox = 2.3nm the magnitude of the mean error is less than 1% which is perfectly acceptable. It must be noted that this error may vary for different gate-bulk voltages (V GB ) and the oxide thicknesses. Beyond a numerical convenience the rectangular well model is profitable for analyzing the charge distribution trends expected with a variation of the structure parameters and bias condition. References Figure 6. Results of proposed model and experimental for three MOSFETs. [1] B. Majkusiak. IEEE Trans. Electron Dev., 37 (4), K1087, (1990). [2] S.M. Sze, K. Ng Kwok. Physics of Semiconductor Devices (John Wiley & Sons, INC., 2007). [3] K.F. Schuegraf, C.C. King, C. Hu. Dig. Symp. VLSI, K18, (1992). [4] K.F. Schuegraf, C. Hu. IEEE Trans. Electron Dev., 41 (5), K761, (1994). 8 Физика и техника полупроводников, 2012, том 46, вып. 3

404 Iman Abaspur Kazerouni, Seyed Ebrahim Hosseini [5] W.C. Lee, C. Hu. IEEE Trans. on Electron Dev., 48 (7), K1366, (2001). [6] C.H. Lin, J.B. Kuo. Solid State Electron, 53, K1191, (2009). [7] Xiaoyan Liu, Jinfeng Kang, Ruqi Han. Sol. St. Commun., 125, K219, (2003). [8] Imon Mondal, K. Aloke, K. Dutta. IEEE Trans. Electron. Dev., 55 (7), K1682, (2008). [9] M. Depas, B. Vermeire, P.W. Mertens, R.L. van Meirhaeghe, M.M. Heyns. Solid-State Electron., 38 (8), K1465, (1995). [10] Jin He, M. Chan, X. Zhang, Y. Wang. IEEE Trans. Electron. Dev., 53 (9), K2082, (2006). [11] Y.P. Tsividis. Operation and Modeling of the MOS Transistor, 2nd (ed. N.Y., McGraw-Hill, 1999). [12] A. Ghatak, S. Lokanathan. Quantum Mechanics: Theory and Application 5th ed. (New Delhi, India; McMillan, 2004). [13] R. Clerc, P. O Sullivan, K.G. McCarthy, G. Ghibaudo, G. Panankakis, A. Mathewson. Solid-State Electron., 45 (10), K1705, (2001). [14] R. Clerc, G. Ghibaudo, G. Panankakis. Solid State Electron., 46 (7), K1039, (2002). [15] F. Stern. Phys. Rev. B, Condens; Matter, 5 (12), K4891, (1972). Редактор Т.А. Полянская Физика и техника полупроводников, 2012, том 46, вып. 3