PD - 91295B POWER MOSFET THRU-HOLE (TO-257AA) IRFY9240C,IRFY9240CM 200V, P-CHANNEL HEXFET MOSFET TECHNOLOGY Product Summary Part Number Rds(o) Id Eyelets IRFY9240C 0.51 Ω -9.4A Ceramic IRFY9240CM 0.51 Ω -9.4A Ceramic HEXFET MOSFET techology is the key to Iteratioal Rectifier s advaced lie of power MOSFET trasistors. The efficiet geometry desig achieves very low o-state resistace combied with high trascoductace. HEXFET trasistors also feature all of the well-established advatages of MOSFETs, such as voltage cotrol, very fast switchig, ease of parallelig ad electrical parameter temperature stability. They are well-suited for applicatios such as switchig power supplies, motor cotrols, iverters, choppers, audio amplifiers, high eergy pulse circuits, ad virtually ay applicatio where high reliability is required. The HEXFET trasistor s totally isolated package elimiates the eed for additioal isolatig material betwee the device ad the heatsik. This improves thermal efficiecy ad reduces drai capacitace. Features: TO-257AA Simple Drive Requiremets Ease of Parallelig Hermetically Sealed Electrically Isolated Ceramic Eyelets Ideally Suited For Space Level Applicatios Absolute Maximum Ratigs Parameter Uits ID @ VGS = -10V, TC = 25 C Cotiuous Drai Curret -9.4 ID @ VGS = -10V, TC = 100 C Cotiuous Drai Curret -6.0 A IDM Pulsed Drai Curret ➀ -36 PD @ TC = 25 C Max. Power Dissipatio 100 W Liear Deratig Factor 0.8 W/ C VGS Gate-to-Source Voltage ±20 V EAS Sigle Pulse Avalache Eergy ➁ 700 mj IAR Avalache Curret ➀ -9.4 A EAR Repetitive Avalache Eergy ➀ 10 mj dv/dt Peak Diode Recovery dv/dt ➂ -5.5 V/s TJ Operatig Juctio -55 to 150 TSTG Storage Temperature Rage Lead Temperature 300(0.063i.(1.6mm)from case for 10 sec) o C Weight 4.3 (Typical) g For foototes refer to the last page www.irf.com 1 4/18/01
Electrical Characteristics @ Tj = 25 C (Uless Otherwise Specified) Parameter Mi Typ Max Uits Test Coditios BVDSS Drai-to-Source Breakdow Voltage -200 V VGS = 0V, ID = -1.0mA BVDSS/ TJ Temperature Coefficiet of Breakdow -0.2 V/ C Referece to 25 C, ID = -1.0mA Voltage RDS(o) Static Drai-to-Source O-State 0.51 Ω VGS = -10V, ID = -6.0A ➃ Resistace VGS(th) Gate Threshold Voltage -2.0-4.0 V VDS = VGS, ID = -250µA gfs Forward Trascoductace 4.0 S ( ) VDS > -15V, IDS = -6.0A ➃ IDSS Zero Gate Voltage Drai Curret -25 VDS= -160V,VGS=0V µa -250 VDS = -160V, VGS = 0V, TJ = 125 C IGSS Gate-to-Source Leakage Forward -100 VGS = -20V A IGSS Gate-to-Source Leakage Reverse 100 VGS = 20V Qg Total Gate Charge 60 VGS = -10V, ID = -9.4A Qgs Gate-to-Source Charge 15 C VDS = -100V Qgd Gate-to-Drai ( Miller ) Charge 38 td(o) Tur-O Delay Time 35 VDD = -100V, ID = -9.4A, tr Rise Time 85 RG = 9.1Ω s td(off) Tur-Off Delay Time 85 tf Fall Time 65 LS + LD Total Iductace 6.8 H Measured from drai lead (6mm/0.25i. from package) to source lead (6mm/0.25i. from package) Ciss Iput Capacitace 1200 VGS = 0V, VDS = -25V Coss Output Capacitace 570 pf f = 1.0MHz Crss Reverse Trasfer Capacitace 81 Ω Source-Drai Diode Ratigs ad Characteristics Parameter Mi Typ Max Uits Test Coditios IS Cotiuous Source Curret (Body Diode) -9.4 ISM Pulse Source Curret (Body Diode) ➀ -36 A VSD Diode Forward Voltage -4.6 V Tj = 25 C, IS = -9.4A, VGS = 0V ➃ trr Reverse Recovery Time 440 S Tj = 25 C, IF = -9.4A, di/dt -100A/µs QRR Reverse Recovery Charge 7.2 µc VDD -50V ➃ to Forward Tur-O Time Itrisic tur-o time is egligible. Tur-o speed is substatially cotrolled by LS + LD. Thermal Resistace Parameter Mi Typ Max Uits Test Coditios RthJC Juctio-to-Case 1.25 RthCS Case-to-sik 0.21 C/W RthJA Juctio-to-Ambiet 80 Typical socket mout Note: Correspodig Spice ad Saber models are available o the G&S Website. For foototes refer to the last page 2 www.irf.com
Fig 1. Typical Output Characteristics Fig 2. Typical Output Characteristics ID=-9.4A Fig 3. Typical Trasfer Characteristics Fig 4. Normalized O-Resistace Vs. Temperature www.irf.com 3
ID=-9.4A 13a Fig 5. Typical Capacitace Vs. Drai-to-Source Voltage Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage Fig 7. Typical Source-Drai Diode Forward Voltage Fig 8. Maximum Safe Operatig Area 4 www.irf.com
R D R G V GS D.U.T. + - V DD -10V Pulse Width 1 µs Duty Factor 0.1 % Fig 10a. Switchig Time Test Circuit V GS t d(o) t r t d(off) t f 10% Fig 9. Maximum Drai Curret Vs. Case Temperature 90% Fig 10b. Switchig Time Waveforms Fig 11. Maximum Effective Trasiet Thermal Impedace, Juctio-to-Case www.irf.com 5
L R G -20V -10V tp D.U.T I AS 0.01Ω DRIVER V DD A 15V Fig 12a. Uclamped Iductive Test Circuit I AS Fig 12c. Maximum Avalache Eergy Vs. Drai Curret tp V (BR)DSS Fig 12b. Uclamped Iductive Waveforms Curret Regulator Same Type as D.U.T. -10V Q G -10V 12V.2µF 50KΩ.3µF Q GS Q GD D.U.T. - + V G V GS -3mA Charge I G I D Curret Samplig Resistors Fig 13a. Basic Gate Charge Waveform Fig 13b. Gate Charge Test Circuit 6 www.irf.com
Foot Notes: ➀ Repetitive Ratig; Pulse width limited by maximum juctio temperature. ➁ VDD = -50V, startig TJ = 25 C, L= 15mH Peak IL = -9.4A, VGS = -10V ➂ ISD -9.4A, di/dt -150A/µs, VDD -200V, TJ 150 C ➃ Pulse width 300 µs; Duty Cycle 2% Case Outlie ad Dimesios TO-257AA IR WORLD HEADQUARTERS: 233 Kasas St., El Segudo, Califoria 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903 Visit us at www.irf.com for sales cotact iformatio. Data ad specificatios subject to chage without otice. 04/01 www.irf.com 7