Secondary Logic Functions: NAND/NOR/XOR/XNOR/Buffer

Similar documents
1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

ENGI 241 Experiment 5 Basic Logic Gates

Gates, Circuits, and Boolean Algebra

MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question.

Lecture 8: Synchronous Digital Systems

Gates & Boolean Algebra. Boolean Operators. Combinational Logic. Introduction

Digital circuits make up all computers and computer systems. The operation of digital circuits is based on

Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.

ELEC EXPERIMENT 1 Basic Digital Logic Circuits

Binary Adders: Half Adders and Full Adders

Upon completion of unit 1.1, students will be able to

BOOLEAN ALGEBRA & LOGIC GATES

CHAPTER 11: Flip Flops

Lecture 5: Gate Logic Logic Optimization

Counters and Decoders

Basic Logic Gates Richard E. Haskell

Switching Algebra and Logic Gates

CS311 Lecture: Sequential Circuits

CHAPTER 3 Boolean Algebra and Digital Logic

FORDHAM UNIVERSITY CISC Dept. of Computer and Info. Science Spring, Lab 2. The Full-Adder

Karnaugh Maps & Combinational Logic Design. ECE 152A Winter 2012

Design and Development of Virtual Instrument (VI) Modules for an Introductory Digital Logic Course

United States Naval Academy Electrical and Computer Engineering Department. EC262 Exam 1

Digital Electronics Detailed Outline

Logic in Computer Science: Logic Gates

CHAPTER 2. Logic. 1. Logic Definitions. Notation: Variables are used to represent propositions. The most common variables used are p, q, and r.

Chapter 10 Advanced CMOS Circuits

Gray Code Generator and Decoder by Carsten Kristiansen Napier University. November 2004

CHAPTER 11 LATCHES AND FLIP-FLOPS

CSE140: Midterm 1 Solution and Rubric

Figure 8-1 Four Possible Results of Adding Two Bits

SEQUENTIAL CIRCUITS. Block diagram. Flip Flop. S-R Flip Flop. Block Diagram. Circuit Diagram

COURSE SYLLABUS. PRE-REQUISITES: Take CETT-1303(41052); Minimum grade C, CR.

Decimal Number (base 10) Binary Number (base 2)

Chapter 1. Computation theory

Karnaugh Maps. Circuit-wise, this leads to a minimal two-level implementation

Ladder and Functional Block Programming

Two-level logic using NAND gates

CSE140 Homework #7 - Solution

Digital Logic Elements, Clock, and Memory Elements

Wires & Connections Component Circuit Symbol Function of Component. Power Supplies Component Circuit Symbol Function of Component

Unit 3 Boolean Algebra (Continued)

Properties of Real Numbers

Boolean Algebra Part 1

Thomas Jefferson High School for Science and Technology Program of Studies Foundations of Computer Science. Unit of Study / Textbook Correlation

Lab 1: Full Adder 0.0

PROGRAMMABLE LOGIC CONTROLLERS Unit code: A/601/1625 QCF level: 4 Credit value: 15 OUTCOME 3 PART 1

3.Basic Gate Combinations

Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa

Lecture 12: More on Registers, Multiplexers, Decoders, Comparators and Wot- Nots

Theory of Logic Circuits. Laboratory manual. Exercise 3

Some Minesweeper Configurations

OPERATIONAL AMPLIFIER

EE 42/100 Lecture 24: Latches and Flip Flops. Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad

7. Latches and Flip-Flops

DEPARTMENT OF INFORMATION TECHNLOGY

Understanding Logic Design

Systems I: Computer Organization and Architecture

Take-Home Exercise. z y x. Erik Jonsson School of Engineering and Computer Science. The University of Texas at Dallas

Lesson 12 Sequential Circuits: Flip-Flops

So far we have investigated combinational logic for which the output of the logic devices/circuits depends only on the present state of the inputs.

6. BOOLEAN LOGIC DESIGN

Circuits and Boolean Expressions

No Solution Equations Let s look at the following equation: 2 +3=2 +7

Sistemas Digitais I LESI - 2º ano

Chapter 2: Boolean Algebra and Logic Gates. Boolean Algebra

Input, Process and Output

Chapter 2 Logic Gates and Introduction to Computer Architecture

exclusive-or and Binary Adder R eouven Elbaz reouven@uwaterloo.ca Office room: DC3576

Study Guide for the Electronics Technician Pre-Employment Examination

Latches, the D Flip-Flop & Counter Design. ECE 152A Winter 2012

Xilinx ISE. <Release Version: 10.1i> Tutorial. Department of Electrical and Computer Engineering State University of New York New Paltz

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

Adder.PPT(10/1/2009) 5.1. Lecture 13. Adder Circuits

Programming A PLC. Standard Instructions

Fig 3. PLC Relay Output

Three-Phase Dual-Rail Pre-Charge Logic

DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

Digital Fundamentals. Lab 8 Asynchronous Counter Applications

Gates. J. Robert Jump Department of Electrical And Computer Engineering Rice University Houston, TX 77251

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

Optimization and Comparison of 4-Stage Inverter, 2-i/p NAND Gate, 2-i/p NOR Gate Driving Standard Load By Using Logical Effort

CSE140: Components and Design Techniques for Digital Systems. Introduction. Prof. Tajana Simunic Rosing

OpenStax-CNX module: m Quadratic Sequences 1; 2; 4; 7; 11;... (1)

ABB i-bus EIB Logic Module LM/S 1.1

Electronics Technology

Advanced Logic Design Techniques in Asynchronous Sequential Circuit Synthesis

Digital Electronics Part I Combinational and Sequential Logic. Dr. I. J. Wassell

Today s topics. Digital Computers. More on binary. Binary Digits (Bits)

Mixed Logic A B A B. 1. Ignore all bubbles on logic gates and inverters. This means

EE 209 Lab 1 Sound the Alarm

Boolean Algebra. Boolean Algebra. Boolean Algebra. Boolean Algebra

Memory Elements. Combinational logic cannot remember

Addition and Subtraction of Integers

ARRL Morse Code Oscillator, How It Works By: Mark Spencer, WA8SME

MIDECO 64-outputs MIDI note decoder USER MANUAL. Roman Sowa 2012

GRADE 11A: Physics 5. UNIT 11AP.5 6 hours. Electronic devices. Resources. About this unit. Previous learning. Expectations

Resistors in Series and Parallel

Transcription:

OpenStax-CNX module: m46620 1 Secondary Logic Functions: NAND/NOR/XOR/XNOR/Buffer George Self This work is produced by OpenStax-CNX and licensed under the Creative Commons Attribution License 3.0 Abstract Boolean Algebra is used to mathematically describe, and simplify, digital circuits. It includes a number of primary and secondary logic functions. This module denes and illustrates the secondary logic functions (NAND/NOR/XOR/XNOR/Buer) with both mathematical equations and logic diagrams. 1 NAND A NAND gate is a Boolean function that is the opposite of an AND gate ("NOT AND"). It will output a logical zero, or false, only if all of the inputs are true. note: As a matter of interest, NAND and NOR gates are said to to be universal. That is, given enough of either of these gates, the operation of any other gate or function (even complete complex circuits) can be mimicked. For example, it is possible to build an OR circuit using three interconnected NAND gates. In fact, some logic systems have been designed around nothing but either NAND or NOR gates; with all the necessary logic functions being derived from interconnected collections of these gates. Following is the truth table for a NAND gate. Version 1.1: May 24, 2013 3:52 pm -0500 http://creativecommons.org/licenses/by/3.0/ 0 1 1 1 0 1 Table 1: Truth Table for NAND Gate

OpenStax-CNX module: m46620 2 In the following diagram, the input variables A and B are wired to a NAND gate, and the output from Figure 1: 2-Input NAND Gate. tip: The logic diagram symbol for a NAND gate looks like an AND gate, but with a small circle on the output pin. A circle (usually called a "bubble") in a logic diagram always represents some sort of signal inversion, and it can appear at the inputs or outputs of nearly any logic gate. For example, the bubble on a NAND gate could be interpreted as "take whatever the output is for the AND gate, and then invert it." As a nal note, bubbles are never found by themselves on a wire; they are always associated with a logic gate. To invert a signal on a wire, a NOT gate is used. 2 NOR A NOR gate is a Boolean function that is the opposite of an OR gate ("NOT OR"). It will output a logical one, or true, only if all of the inputs are false. Following is the truth table for a NOR gate. 0 1 0 1 0 0 Table 2: Truth Table for NOR Gate In the following diagram, the input variables A and B are wired to a NOR gate, and the output from Figure 2: 2-Input NOR Gate.

OpenStax-CNX module: m46620 3 3 XOR An XOR ("Exclusive OR") gate is a Boolean function that will output a logical one, or true, only if the two inputs are dierent. This is useful for circuits that compare inputs; if the inputs are dierent, then the output will be true, otherwise it is false. The XOR function is not often used in Boolean equations (though it is not so uncommon in physical circuits); but when necessary, it is represented by a plus sign inside a circle. Here is an example: Following is the truth table for an XOR gate. A B = Q (1) 0 0 0 0 1 1 1 0 1 Table 3: XOR Truth Table In the following diagram, the input variables A and B are wired to a XOR gate, and the output from Figure 3: XOR Gate 4 XNOR An XNOR gate (sometimes called an "equivalence" gate) is a Boolean function that will output a logical one, or true, only if the two inputs are the same. Following is the truth table for an XNOR gate.

OpenStax-CNX module: m46620 4 0 1 0 1 0 0 1 1 1 Table 4: XNOR Gate In the following diagram, the input variables A and B are wired to a XNOR gate, and the output from Figure 4: XNOR Gate 5 Buer A buer (sometimes called transfer) is a Boolean function that will transfer the input to the output without change. If the input is true, then the output will be true; if the input is false, then the output will be false. It may seem to be an odd function since the gate does not change anything; but it has an important use in a circuit. As logic circuits become more complex, the signal from input to output may become weak and no longer able to drive (or activate) additional gates. A buer is used to boost (and stabilize) a logic level so it is more dependable. Cleaning up a signal is one other important function done by a buer. When an electronic circuit interacts with the physical world (for example, when a user pushes a button), there is often a very brief period when the signal from that physical device waivers between high and low unpredictably. A buer can smooth out that signal so it is a constant high or low without a lot of spikes in between. There is no symbol to indicate a buer in a Boolean equation since it does nothing to change the input. Following is the truth table for buer. 0 0 0 1 1 1 Table 5: Buer Truth Table

OpenStax-CNX module: m46620 5 In the following diagram, the input variable A is transferred to output Y by a buer. Notice that a buer looks like a NOT gate, but lacks the bubble on the output. Figure 5: Buer