Gates, Plexers, Decoders, Registers, Addition and Comparison



Similar documents
Binary Adders: Half Adders and Full Adders

COMBINATIONAL CIRCUITS

earlier in the semester: The Full adder above adds two bits and the output is at the end. So if we do this eight times, we would have an 8-bit adder.

BINARY CODED DECIMAL: B.C.D.

Oct: 50 8 = 6 (r = 2) 6 8 = 0 (r = 6) Writing the remainders in reverse order we get: (50) 10 = (62) 8

WEEK 8.1 Registers and Counters. ECE124 Digital Circuits and Systems Page 1

Figure 8-1 Four Possible Results of Adding Two Bits

Design: a mod-8 Counter

Decimal Number (base 10) Binary Number (base 2)

Gates, Circuits, and Boolean Algebra

The string of digits in the binary number system represents the quantity

Systems I: Computer Organization and Architecture

Take-Home Exercise. z y x. Erik Jonsson School of Engineering and Computer Science. The University of Texas at Dallas

Chapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language

Digital Fundamentals. Lab 8 Asynchronous Counter Applications

CHAPTER 11: Flip Flops

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

Lab 17: Building a 4-Digit 7-Segment LED Decoder

Computer Science 281 Binary and Hexadecimal Review

Counters and Decoders

EE 261 Introduction to Logic Circuits. Module #2 Number Systems

Lecture 2. Binary and Hexadecimal Numbers

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:

Combinational circuits

Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

Lab 1: Full Adder 0.0

ASYNCHRONOUS COUNTERS

Operating Manual Ver.1.1

Useful Number Systems

CSI 333 Lecture 1 Number Systems

Goals. Unary Numbers. Decimal Numbers. 3,148 is s 100 s 10 s 1 s. Number Bases 1/12/2009. COMP370 Intro to Computer Architecture 1

Lecture 12: More on Registers, Multiplexers, Decoders, Comparators and Wot- Nots

Digital Design. Assoc. Prof. Dr. Berna Örs Yalçın

Binary Representation. Number Systems. Base 10, Base 2, Base 16. Positional Notation. Conversion of Any Base to Decimal.

Chapter 7 Lab - Decimal, Binary, Octal, Hexadecimal Numbering Systems

Two's Complement Adder/Subtractor Lab L03

Memory Management Simulation Interactive Lab

Chapter 1: Digital Systems and Binary Numbers

To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC.

plc numbers Encoded values; BCD and ASCII Error detection; parity, gray code and checksums

The 104 Duke_ACC Machine

Base Conversion written by Cathy Saxton

COMPSCI 210. Binary Fractions. Agenda & Reading

The Answer to the 14 Most Frequently Asked Modbus Questions

DIGITAL COUNTERS. Q B Q A = 00 initially. Q B Q A = 01 after the first clock pulse.

(Refer Slide Time: 00:01:16 min)

SECTION C [short essay] [Not to exceed 120 words, Answer any SIX questions. Each question carries FOUR marks] 6 x 4=24 marks

Lesson 12 Sequential Circuits: Flip-Flops

The components. E3: Digital electronics. Goals:

Digital System Design Prof. D Roychoudhry Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

2011, The McGraw-Hill Companies, Inc. Chapter 3

Binary Numbers. Binary Octal Hexadecimal

Lab 11 Digital Dice. Figure Digital Dice Circuit on NI ELVIS II Workstation

Chapter 2 Logic Gates and Introduction to Computer Architecture

5 Combinatorial Components. 5.0 Full adder. Full subtractor

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

Module 3: Floyd, Digital Fundamental

CPEN Digital Logic Design Binary Systems

Sistemas Digitais I LESI - 2º ano

Section 1.4 Place Value Systems of Numeration in Other Bases

Cascaded Counters. Page 1 BYU

ETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies

Machine Architecture and Number Systems. Major Computer Components. Schematic Diagram of a Computer. The CPU. The Bus. Main Memory.

Lab 1: Study of Gates & Flip-flops

EC313 - VHDL State Machine Example

CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012

Lecture 4: Binary. CS442: Great Insights in Computer Science Michael L. Littman, Spring I-Before-E, Continued

COMP 303 MIPS Processor Design Project 4: MIPS Processor Due Date: 11 December :59

Copyright Peter R. Rony All rights reserved.

Lecture-3 MEMORY: Development of Memory:

Memory Elements. Combinational logic cannot remember

DEPARTMENT OF INFORMATION TECHNLOGY

Understanding Logic Design

Jianjian Song LogicWorks 4 Tutorials (5/15/03) Page 1 of 14

Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.

Step : Create Dependency Graph for Data Path Step b: 8-way Addition? So, the data operations are: 8 multiplications one 8-way addition Balanced binary

Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts)

Unsigned Conversions from Decimal or to Decimal and other Number Systems

Let s put together a Manual Processor

List of Experiment. 8. To study and verify the BCD to Seven Segments DECODER.(IC-7447).

Informatica e Sistemi in Tempo Reale

Systems I: Computer Organization and Architecture

Digital Electronics Detailed Outline

Life Cycle of a Memory Request. Ring Example: 2 requests for lock 17

Flip-Flops, Registers, Counters, and a Simple Processor

Number Representation

Generating MIF files

Memory Systems. Static Random Access Memory (SRAM) Cell

CSE140 Homework #7 - Solution

EE 42/100 Lecture 24: Latches and Flip Flops. Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad

Digital Logic Elements, Clock, and Memory Elements

(1) /30 (2) /30 (3) /40 TOTAL /100

Digital Electronics Part I Combinational and Sequential Logic. Dr. I. J. Wassell

Read-only memory Implementing logic with ROM Programmable logic devices Implementing logic with PLDs Static hazards

TEACHING COMPUTER ARCHITECTURE THROUGH SIMULATION (A BRIEF EVALUATION OF CPU SIMULATORS) *

University of St. Thomas ENGR Digital Design 4 Credit Course Monday, Wednesday, Friday from 1:35 p.m. to 2:40 p.m. Lecture: Room OWS LL54

Transcription:

Introduction to Digital Logic Autumn 2008 Gates, Plexers, Decoders, Registers, Addition and Comparison karl.marklund@it.uu.se

...open up a command shell and type logisim and press enter to start Logisim. On the IT department Unix system...

http://ozark.hendrix.edu/~burch/logisim If you prefer to run Logism on your own computer, you can download it for free (requires Java to run).

In addition to these instructions, you must also download the following Logisim project file from the instruction home page: BasicGatesPlexersDecodersRegistersAddersEqual.circ Open up the project!

There are a numbers of circuits in this project.

The project uses these libraries with components.

Open the first circuit Basic Gates and use the wiring tool to connect all the gates to the a- and b input pins. Use the tool to flip the input bit values to experiment with the 6 basic gates.

To make choices in digital circuits, we can use components such as: - Multiplexers - Demultiplexers - Decoders

A multiplexer (MUX) Two data inputs A & B 1 Select bit S S = 0 Data input A is choosen. S = 1 Data input B is choosen

Using two AND gates and one OR gate, can you construct a multiplexer?

Using two select bits, we can choose between four data inputs. Add wires to implement a multiplexer with two select bits.

Multiplexer Use the select bits to choose which input (0,..., 7) to let through. 2log(8) = 3 select bits 8 = 2 3 data inputs Intepreted as an integer 0,..., 7

Demultiplexer 1 bit input 3 select bits Use the select bits to choose on which output pin the input should be routed.

Using one select bit, we can choose to route the input to two different output data lines. Add wires to implement a demultiplexer with one select bit.

Using two select bits, we can choose to route the input to four different output data lines. Add wires to implement a demultiplexer with two select bits.

Add wires to implement a demultiplexer with three select bits.

Each circuit can be reused within other circuits

When you connected the wires correctly here......the output of your demultiplexer should be the same as for the built in demultiplexer above.

3-2 3 - decoder 3 bit input A special case of a demultiplexer where the data input is allways one.

Open the 2nd circuit Plexers. Use the tool to toogle input bits to experiment whith the components and make sure you understand their functionality.

The Plexers library You can add a multiplexer by selecting a multiplexer component from the Plexers library. NOTE: you can speify the number of select bits wich also defines the number of input pins.

This is the result after I added one multiplexer with 1 select bit and one multiplexer with 4 select bits.

We continue by studing a component that can be used to store integers (bit patterns). 8 bit data input, a number we want to store and remember. A register Value of stored number in hexadecimal notation. 8 bit data output, value of stored number. 1 bit clear input used to reset stored value to zero. To change the state (contents) of the register, the value on this 1 bit input must change from low (0) to high (1), i.e., a rasing edge trigged state element.

On a rising edge, data value on input D is stored in the register. Between rasing edges, the stored value can be retrieved on output Q. clock rasing edge falling edge

What number is stored in this register? C6 16 = 12*16 + 6 = 160 + 32 + 6 = 198 10 TRICK! Can tranlate each hexadecimal digit to four binary bits......and assemble to the corresponding 8 bit binay number. Hex C 6 Decimal 12 8 + 4 6 4 + 2 Binary 1100 0110 C6 16 = 1100 0110 2

Open the Register circuit.

Add a Probe Choose Radix = Unsigned Decimal

We want the pin on the probe to point to the right (East) to be able to connect to the dangling wire.

Add the probe here. The probe help us translate from binary......to decimal.

Can easily see that the 4 bit binary number 0101 2 = 5 10 Use the finger tool......to change the input here. To store the Input Data in the register, the clock signal must change from low (0) to high (1). Click on the clock wave to togle the clock.

When the clock change from black (0) to green (1)...... Data input (5) is stored in the register....which also becomes the ouput here. Do you remember: To change the state (contents) of the register, the value of the 1 bit clock signal must change from low (0) to high (1), i.e., a rasing edge trigged state element.

We can change input......and the register remembers the value previously stored (5).

Doesn t matter if the clock goes back to 0...... The register still remembers the old value (5).

Not until the clock change from 0 to 1 again.....will the new input data (11) be stored. 1011 2 = 11 10 = b 16 (hexadecimal)

Oppen the Addition circuit. Logisim comes with a addition component.

Toggle the input bits to experiment with the addition component 3 + 2 = 5

If we change to Carry-In = 1 3 + 2 + 1 = 6

Signed integers - Two s Complement Remember: Using two s complement subtraction becomes addition.

Equality: how to check if two numbers are equal? One way to check if two numbers are equal is to use the addtion circuit to subtract the numbers and check if the result is zero.

After this short introduction to digital logic you should have a basic understanding of: Gates, Plexers, Decoders, Registers and Adders. You also learned how to use Logisim. These skills will be needed when you continue to construct more complex digital circuits.