Hardware and Software



Similar documents
Digital Systems Design! Lecture 1 - Introduction!!

Chapter 7 Memory and Programmable Logic

NIOS II Based Embedded Web Server Development for Networking Applications

Digital Systems. Role of the Digital Engineer

Lecture N -1- PHYS Microcontrollers

9/14/ :38

AC : PRACTICAL DESIGN PROJECTS UTILIZING COMPLEX PROGRAMMABLE LOGIC DEVICES (CPLD)

Open Flow Controller and Switch Datasheet

Pre-tested System-on-Chip Design. Accelerates PLD Development

7a. System-on-chip design and prototyping platforms

ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT

Fondamenti su strumenti di sviluppo per microcontrollori PIC

Designing an efficient Programmable Logic Controller using Programmable System On Chip

Introduction to Programmable Logic Devices. John Coughlan RAL Technology Department Detector & Electronics Division

Aims and Objectives. E 3.05 Digital System Design. Course Syllabus. Course Syllabus (1) Programmable Logic

CMS Level 1 Track Trigger

BUILD VERSUS BUY. Understanding the Total Cost of Embedded Design.

Digital Systems. Syllabus 8/18/2010 1

Introduction to Digital System Design

Lesson 7: SYSTEM-ON. SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY. Chapter-1L07: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education

How To Design An Image Processing System On A Chip

Seeking Opportunities for Hardware Acceleration in Big Data Analytics

Technical Aspects of Creating and Assessing a Learning Environment in Digital Electronics for High School Students

Implementation of Full -Parallelism AES Encryption and Decryption

Implementation and Design of AES S-Box on FPGA

Eli Levi Eli Levi holds B.Sc.EE from the Technion.Working as field application engineer for Systematics, Specializing in HDL design with MATLAB and

Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com

White Paper 40-nm FPGAs and the Defense Electronic Design Organization

Design of a High Speed Communications Link Using Field Programmable Gate Arrays

Lecture 1. Introduction to Embedded Computer Systems

Chapter 2 Logic Gates and Introduction to Computer Architecture

RAPID PROTOTYPING OF DIGITAL SYSTEMS Second Edition

Software Defined Radio Architecture for NASA s Space Communications

DRAFT Gigabit network intrusion detection systems

Solutions for Increasing the Number of PC Parallel Port Control and Selecting Lines

Ingar Fredriksen AVR Applications Manager. Tromsø August 12, 2005

Low-resolution Image Processing based on FPGA

40G MACsec Encryption in an FPGA

Compiling PCRE to FPGA for Accelerating SNORT IDS

Enhancing High-Speed Telecommunications Networks with FEC

Android Controlled Based Interface

A First Course in Digital Design Using VHDL and Programmable Logic

Architectures and Platforms

Moving Beyond CPUs in the Cloud: Will FPGAs Sink or Swim?

White Paper FPGA Performance Benchmarking Methodology

International Journal of Advancements in Research & Technology, Volume 2, Issue3, March ISSN

Sistemas Digitais I LESI - 2º ano

Chapter 2 Features of Embedded System

DNA Mapping/Alignment. Team: I Thought You GNU? Lars Olsen, Venkata Aditya Kovuri, Nick Merowsky

Boole-WebLab-Deusto: Integration of a Remote Lab in a Tool for Digital Circuits Design

Microcontroller Based Low Cost Portable PC Mouse and Keyboard Tester

FPGA Implementation of Boolean Neural Networks using UML

KEEP IT SYNPLE STUPID

Read-only memory Implementing logic with ROM Programmable logic devices Implementing logic with PLDs Static hazards

FPGA Music Project. Matthew R. Guthaus. Department of Computer Engineering, University of California Santa Cruz

A universal forensic solution to read memory chips developed by the Netherlands Forensic Institute. The NFI Memory Toolkit II

A Second Undergraduate Course in Digital Logic Design: The Datapath+Controller-Based Approach

Electronic system-level development: Finding the right mix of solutions for the right mix of engineers.

The Evolution of CCD Clock Sequencers at MIT: Looking to the Future through History

Let s put together a Manual Processor

Implementing a Digital Answering Machine with a High-Speed 8-Bit Microcontroller

Modeling a GPS Receiver Using SystemC

Reconfigurable Architecture Requirements for Co-Designed Virtual Machines

Handout 17. by Dr Sheikh Sharif Iqbal. Memory Unit and Read Only Memories

A DA Serial Multiplier Technique based on 32- Tap FIR Filter for Audio Application

Embedded Systems Engineering Certificate Program

Reconfigurable System-on-Chip Design

Chapter 5 :: Memory and Logic Arrays

University of St. Thomas ENGR Digital Design 4 Credit Course Monday, Wednesday, Friday from 1:35 p.m. to 2:40 p.m. Lecture: Room OWS LL54

Hardware Implementations of RSA Using Fast Montgomery Multiplications. ECE 645 Prof. Gaj Mike Koontz and Ryon Sumner

FPGA IMPLEMENTATION OF AN AES PROCESSOR

ELEC 5260/6260/6266 Embedded Computing Systems

FPGA-based Multithreading for In-Memory Hash Joins

RAM & ROM Based Digital Design. ECE 152A Winter 2012

World-wide University Program

IMPLEMENTATION OF FPGA CARD IN CONTENT FILTERING SOLUTIONS FOR SECURING COMPUTER NETWORKS. Received May 2010; accepted July 2010

Gates, Circuits, and Boolean Algebra

Technical Note. Micron NAND Flash Controller via Xilinx Spartan -3 FPGA. Overview. TN-29-06: NAND Flash Controller on Spartan-3 Overview

Architecture bits. (Chromosome) (Evolved chromosome) Downloading. Downloading PLD. GA operation Architecture bits

Digital Design and Synthesis INTRODUCTION

Custom design services

Thanks, But No Thanks

Systemy wbudowane. Współczesne technologie implementacji mikrokontrolerów i systemów wbudowanych. Copyright 2007 Frank Vahid

LAB #3 VHDL RECOGNITION AND GAL IC PROGRAMMING USING ALL-11 UNIVERSAL PROGRAMMER

SPI Flash Programming and Hardware Interfacing Using ispvm System

International Workshop on Field Programmable Logic and Applications, FPL '99

Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai Jens Onno Krah

AES1. Ultra-Compact Advanced Encryption Standard Core. General Description. Base Core Features. Symbol. Applications

CHAPTER 5 FINITE STATE MACHINE FOR LOOKUP ENGINE

Implementation of emulated digital CNN-UM architecture on programmable logic devices and its applications

SYSTEM-ON-PROGRAMMABLE-CHIP DESIGN USING A UNIFIED DEVELOPMENT ENVIRONMENT. Nicholas Wieder

路 論 Chapter 15 System-Level Physical Design

All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule

Transcription:

Hardware and Software 1

Hardware and Software: A complete design Hardware and software support each other Sometimes it is necessary to shift functions from software to hardware or the other way around Cost, speed,overall system complexity, development time and skills, etc. all affect design choices 2

Limitations of the software approach processors are more capable but: power consumption cost programming the solution must fit the application 3

Tradeoffs depend on appliction SOFTWARE Cons:constraints: power budget cost security? Pros: can be modified easier to develop HARDWARE Pros: lower power (sometimes) lower cost in volume less vulnerable to tampering Cons: no modifications 4

Circuits A little electronics can go a long way Design choices Very few people are experts in everything - so work with other experts to achieve more It is still good to know what is possible using other methods 5

Logic circuits discrete logic (74xx series components) AND, OR, NOR, NAND, XOR, and their combinations... Programmable logic is one way to consolidate digital logic circuits into fewer chips. Can be very fast, 250MHz 6

State machines/lookup tables Source: http://www.caa.lcs.mit.edu/~devadas/6.004/lectures/lect6/ 7

State machines/lookup tables Simple state machines can be implemented as lookup charts For a fixed set of inputs, a fixed set of outputs Quick and easy to do with a PLD Use logic design and logical algebra to reduce instructions to a minimum 8

PLD Programmable Logic Device One-time or reprogrammable Contain macrocells which consist of basic logic, a 1-bit memory, and multiplexers Macrocells are linked by a configurable array of logic. A good example is the 22V10 Gate Array Logic device http://www.latticesemi.com/templates/_download.cfm?cfid=265847&cftoken=66 178828&AMID=120 9

Complex PLD Complex PLDs borrow capabilities from FPGAs (next) but need to be preprogrammed High-speed digital logic Example: Cypress top-of-the-line Delta39K CPLD http://www.cypress.com/cypress/prodgate/cpld/delta39k.html 10

Verilog/VHDL Verilog and VHDL are hardware description languages With them, one can create hardware implementations through programming Can be used to program all programmable devices and even design ASICs Cypress Technical Article on VHDL http://www.cypress.com/design/techarticles/skahill1.html 11

FPGA Field Programmable Gate Array Recofigurable logic device Can be reprogrammed in a short time incircuit Xilinx FPGA brochure http://www.xilinx.com/partinfo/ds031-1.pdf Xilinx FPGA details http://www.xilinx.com/partinfo/ds031-2.pdf 12

DES/3DES En/Decryption A complex algorithm in a 25MHz AVR microcontroller with FPGA at 4.2 MByte/Sec throughput http://www.atmel.com/journal/documents/issue4/pg29_30_des3des.pdf 13

ASIC Application Specific Integrated Circuit Multiple analog and/or digital components incorporated in a single chip www.fincitec.com 14

System On Chip A combination of a System On Chip and programmable logic Source: http://www.altera.com/products/devices/excalibur/exc-arm_index.html 15

System On Chip pt2 A basic PC on a chip, just add memory and connectors Source: www.zflinux.com 16

Programmable System on Chip Triscend www.triscend.com A fixed core (uproc) configurable logic configurable peripherals Can reduce system cost significantly for low and medium volumes 17