Modeling a GPS Receiver Using SystemC

Size: px

Start display at page:

Download "Modeling a GPS Receiver Using SystemC"

Augustus McKinney
8 years ago
Views:

1 Modeling a GPS Receiver using SystemC Modeling a GPS Receiver Using SystemC Bernhard Niemann Reiner Büttner Martin Speitel

Reiner Büttner Martin Speitel http://www.iis.fhg.

2 The e for Integrated Circuits Audio & Multimedia Image Processing Digital Broadcasting Wireless Networks Net Access Technology ASICs Vision Systems X-Ray Technology Security Systems Training and Support Transport Logistics

Access Technology ASICs Vision Systems X-Ray Technology

3 Introduction Introduction GPS Basics System Overview The Model Simulation Results Conclusions

4 GPS - A Brief Introduction GPS receivers measure the transmission time of signals sent by at least three satellites to determine the position For code phase detection a pseudo random noise (PRN) code is used Navigation data is modulated on this code There are two different PRN codes in use C/A (Coarse Acquisition) chips in length MCps P(Y) (Precise) for military usage The GPS receiver has to strip off the C/A code in order to regenerate the navigation data Use the properties of PRN sequences Search for a peak in the auto correlation function

PRN codes in use C/A (Coarse Acquisition) - 1023 chips in length - 1.

5 System - Architecture IC 1 IC 2 FPGA RF L1 RF L1 RF L2 RF L2 T/H L1 T/H L1 T/H L2 T/H L2 ADC L1 ADC L1 ADC L2 ADC L2 signal conditioning GPS L1 C/A+P(Y) GPS L2 P(Y) GLONASS L1 C/A+P(Y) GLONASS L1 P(Y) correlation channel 1 correlation channel 2 Interface DSP C correlation channel n VHDL

C/A+P(Y) GPS L2 P(Y) GLONASS L1 C/A+P(Y) GLONASS L1 P(Y) correlation

6 The Correlator - Architecture generate C/A code delay the generated code within the E(arly), P(resent), L(ate) shift register compare the incoming code with the delayed versions and integrate for one C/A code cycle (1023 chips) send the integrated values to the DSP the DSP calculates new input values for NCO and code generator C/A C/A Code E Code P L NCO DSP Integrate/ Dump Dump

integrate for one C/A code cycle (1023 chips) send the integrated values to the DSP the DSP

7 The DSP code Code tracking synchronize code shift generated code generated code received code Frequency correction strip off remaining carrier set increment for NCO input to NCO output of NCO Phase correction compensate phase offset set offset for NCO input to NCO output of NCO

carrier set increment for NCO input to NCO output of NCO Phase

8 Why a SystemC Model of an Existing System? Exploration Experience Speed Testing different loop algorithms different HW/SW partitioning possibilities new architectural ideas comparison VHDL/SystemC modeling with SystemC fast turn around times for new DSP code more flexibility for input generation strobe what ever you want generate different output formats without effort have an executable spec for implementing features

new architectural ideas comparison VHDL/SystemC modeling with SystemC fast turn around times for new DSP

9 The Approach - Levels of Hierarchy VHDL RTL -> SystemC RTL std_logic -> bool std_logic_vector -> int VHDL RTL -> SystemC Beh. Event driven modeling DSP code integration C/A C/A Code E Code P L NCO Interface DSP Integrate/ Dump Dump

10 The Approach - Loop Integration minimal modeling effort minimal integration effort for new code maximum simulation speed DSP I/O functions DSP void dsp_code() Start up code Code tracking shift generated code Frequency correction set increment for NCO Phase correction wait(); set offset for NCO

functions DSP void dsp_code() Start up code Code tracking shift generated

11 The Complete System FPGA DSP Pattern Generator FPGA FPGA DSP DSP Logic Analyzer PC Pattern Gen. Gen. PC PC (stdout) Pattern File Logic Logic Analyzer

12 Simulation Results Input is C/A code data with code offset, frequency modulation (200Hz) and phase offset After correlation has been reached, the frequency correction starts The last step is to correct the phase 8bit representation is used for C/A code data, so maximum values are ± 127

the frequency correction starts The last step is to correct the phase

13 Conclusions Pros Cons Easy to bring existing HW and SW modules into SystemC HW/SW Codesign without any commercial tools Easy debugging Easy design exploration Until now no converters (V)HDL <-> SystemC Some problems with SystemC data types Project will go on

debugging Easy design exploration Until now no converters (V)HDL

Agenda. Michele Taliercio, Il circuito Integrato, Novembre 2001

Agenda. Michele Taliercio, Il circuito Integrato, Novembre 2001 Agenda Introduzione Il mercato Dal circuito integrato al System on a Chip (SoC) La progettazione di un SoC La tecnologia Una fabbrica di circuiti integrati 28 How to handle complexity G The engineering