Selection Table RECEIVER/ DRIVER ENABLE LOW-POWER SHUTDOWN. Yes Yes No Yes No No No No No. Yes Yes Yes Yes No Yes No Yes Yes
|
|
- Jayson Leonard
- 8 years ago
- Views:
Transcription
1 9-22; ev ; /3 Low-Power, Slew-ate-Limited S-45/S-422 Traceivers General escription The MX4, MX43, MX45, MX47 MX49, and MX47 are low-power traceivers for S-45 and S- 422 communication. Each part contai one driver and one receiver. The MX43, MX47, MX4, and MX49 feature reduced slew-rate drivers that minimize EMI and reduce reflectio caused by improperly terminated cables, thus allowing error-free data tramission up to 25kbps. The driver slew rates of the MX4, MX45, MX49, MX49, and MX47 are not limited, allowing them to tramit up to 2.5Mbps. These traceivers draw between 2µ and 5µ of supply current when unloaded or fully loaded with disabled drivers. dditionally, the MX4, MX43, and MX47 have a low-current shutdown mode in which they coume only.µ. ll parts operate from a single 5 supply. rivers are short-circuit current limited and are protected agait excessive power dissipation by thermal shutdown circuitry that places the driver outputs into a high-impedance state. The receiver input has a fail-safe feature that guarantees a logic-high output if the input is open circuit. The MX47 and MX47 feature quarter-unit-load receiver input impedance, allowing up to 2 MX47/ MX47 traceivers on the bus. Full-duplex communicatio are obtained using the MX4 MX49, while the MX4, MX43, MX45, MX47, and MX47 are designed for half-duplex applicatio. pplicatio Low-Power S-45 Traceivers Low-Power S-422 Traceivers Level Tralators Traceivers for EMI-Seitive pplicatio Industrial-Control Local rea Networks Next Generation evice Features For Fault-Tolerant pplicatio MX343: ± Fault-Protected, Fail-Safe, /4 Unit Load, +3.3, S-45 Traceiver MX344E MX3444E: ±5k ES-Protected, ±6 Fault-Protected, Mbps, Fail-Safe, S-45/J7 Traceivers For Space-Cotrained pplicatio MX346 MX3464: +5, Fail-Safe, 2Mbps, Profibus S-45/S-422 Traceivers MX3362: +3.3, High-Speed, S-45/S-422 Traceiver in a SOT23 Package MX32E MX324E: ±5k ES-Protected, 52Mbps, +3 to +5.5, SOT23, S-45/S-422, True Fail-Safe eceivers MX3293/MX3294/MX3295: 2Mbps, +3.3, SOT23, S-55/S-422 Tramitters For Multiple Traceiver pplicatio MX33E MX333E: ±5k ES-Protected, +3.3, Quad S-422 Tramitters For Fail-Safe pplicatio MX3 MX39: Fail-Safe, High-Speed (Mbps), Slew-ate-Limited S-45/S-422 Traceivers For Low-oltage pplicatio MX343E/MX345E/MX346E/MX34E/ MX349E/MX349E: +3.3 Powered, ±5k ES-Protected, 2Mbps, Slew-ate-Limited, True S-45/S-422 Traceivers Selection Table PT NUME MX4 MX43 MX45 MX47 MX4 MX49 MX49 MX49 MX47 HLF/FULL UPLEX Half Half Half Half Full Full Full Full Half T TE (Mbps) SLEW-TE LIMITE es es es es LOW-POWE SHUTOWN es es es Ordering Information appears at end of data sheet. ECEIE/ IE ENLE es es es es es es es QUIESCENT CUENT (µ) NUME OF TNSMITTES ON US PIN COUNT 4 4 MX4/MX43/MX45/MX47 MX49/MX47 Maxim Integrated Products For pricing, delivery, and ordering information, please contact Maxim/allas irect! at , or visit Maxim s website at
2 Low-Power, Slew-ate-Limited S-45/S-422 Traceivers MX4/MX43/MX45/MX47 MX49/MX47 SOLUTE MXIMUM TINGS Supply oltage ( )...2 Control Input oltage (E, E) to ( +.5) river Input oltage () to ( +.5) river Output oltage (, )...- to +2.5 eceiver Input oltage (, )...- to +2.5 eceiver Output oltage () to ( +.5) Continuous Power issipation (T = +7 C) -Pin Plastic P (derate 9.9mW/ C above +7 C)...727mW 4-Pin Plastic P (derate.mw/ C above +7 C)..mW -Pin SO (derate 5.mW/ C above +7 C)...47mW C ELECTICL CHCTEISTICS ( = 5 ±5%, T = T MIN to T MX, unless otherwise noted.) (tes, 2) 4-Pin SO (derate.33mw/ C above +7 C)...667mW -Pin µmx (derate 4.mW/ C above +7 C)...3mW -Pin CEP (derate.mw/ C above +7 C)...64mW 4-Pin CEP (derate 9.9mW/ C above +7 C)...727mW Operating Temperature anges MX4 C /MX47C_... C to +7 C MX4 E /MX47E_...-4 C to +5 C MX4 MJ_/MX47MJ C to +25 C Storage Temperature ange C to +6 C Lead Temperature (soldering, sec)...+3 C Stresses beyond those listed under bsolute Maximum atings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditio beyond those indicated in the operational sectio of the specificatio is not implied. Exposure to absolute maximum rating conditio for extended periods may affect device reliability. PMETE ifferential river Output (no load) ifferential river Output (with load) Change in Magnitude of river ifferential Output oltage for Complementary Output States river Common-Mode Output oltage Change in Magnitude of river Common-Mode Output oltage for Complementary Output States Input High oltage Input Low oltage Input Current Input Current (, ) eceiver ifferential Threshold oltage eceiver Input Hysteresis eceiver Output High oltage eceiver Output Low oltage Three-State (high impedance) Output Current at eceiver eceiver Input esistance SMOL O O2 O OC O IH IL I IN I IN2 TH TH OH OL I O IN = 5Ω (S-422) = 27Ω (S-45), Figure 4 = 27Ω or 5Ω, Figure 4 = 27Ω or 5Ω, Figure 4 = 27Ω or 5Ω, Figure 4 E,, E E,, E E,, E E = ; = or 5.25, all devices except MX47/MX47 MX47/MX47, E =, = or CM 2 CM = I O = -4m, I = 2m I O = 4m, I = -2m.4 O 2.4 CONTIONS -7 CM 2, all devices except MX47/MX47 IN = 2 IN = -7 IN = 2 IN = -7-7 CM 2, MX47/MX47 MIN TP MX ± ± UNITS µ m m m µ kω kω 2
3 Low-Power, Slew-ate-Limited S-45/S-422 Traceivers C ELECTICL CHCTEISTICS (continued) ( = 5 ±5%, T = T MIN to T MX, unless otherwise noted.) (tes, 2) PMETE -Load Supply Current (te 3) Supply Current in Shutdown river Short-Circuit Current, O = High river Short-Circuit Current, O = Low eceiver Short-Circuit Current I OS I OS2 I OS MX MX43/MX47, E = 5 MX E = or E = 2 25 MX4/43/47, E =, E =. -7 O 2 (te 4) -7 O 2 (te 4) O SWITCHING CHCTEISTICS MX4/MX45, MX49/MX49, MX47 ( = 5 ±5%, T = T MIN to T MX, unless otherwise noted.) (tes, 2) PMETE river Input to Output river Output Skew to Output river ise or Fall Time river Enable to Output High river Enable to Output Low river isable Time from Low river isable Time from High eceiver Input to Output t PLH - t PHL ifferential eceiver Skew eceiver Enable to Output Low eceiver Enable to Output High eceiver isable Time from Low eceiver isable Time from High Maximum ata ate Time to Shutdown SMOL I CC I SHN CONTIONS MIN TP MX MX4/MX49, E,, E = or 2 25 MX49/MX49, E,, E = or 3 5 MX4/MX45, E = 5 9 E = or E = 3 5 MX47, E = or E = E = UNITS SMOL CONTIONS MIN TP MX UNITS t PLH Figures 6 and, FF = 54Ω, 3 6 t PHL C L = C L2 = pf 3 6 t SKEW Figures 6 and, FF = 54Ω, C L = C L2 = pf 5 Figures 6 and, MX4, MX45, MX t, t F FF = 54Ω, MX49C/E, MX49C/E C L = C L2 = pf MX49M, MX49M t H Figures 7 and 9, C L = pf, S2 closed 4 7 t L Figures 7 and 9, C L = pf, S closed 4 7 t L Figures 7 and 9, C L = 5pF, S closed 4 7 t H Figures 7 and 9, C L = 5pF, S2 closed 4 7 Figures 6 and, MX4, MX45, MX t PLH, t PHL FF = 54Ω, MX49C/E, MX49C/E C L = C L2 = pf MX49M, MX49M t SK Figures 6 and, FF = 54Ω, C L = C L2 = pf 3 t L Figures 5 and, C L = 5pF, S closed 2 5 t H Figures 5 and, C L = 5pF, S2 closed 2 5 t L Figures 5 and, C L = 5pF, S closed 2 5 t H Figures 5 and, C L = 5pF, S2 closed 2 5 f MX 2.5 Mbps t SHN MX4 (te 5) µ µ m m m MX4/MX43/MX45/MX47 MX49/MX47 3
4 Low-Power, Slew-ate-Limited S-45/S-422 Traceivers MX4/MX43/MX45/MX47 MX49/MX47 SWITCHING CHCTEISTICS MX4/MX45, MX49/MX49, MX47 (continued) ( = 5 ±5%, T = T MIN to T MX, unless otherwise noted.) (tes, 2) PMETE river Enable from Shutdown to Output High (MX4) river Enable from Shutdown to Output Low (MX4) eceiver Enable from Shutdown to Output High (MX4) eceiver Enable from Shutdown to Output Low (MX4) SMOL t H(SHN) t L(SHN) t H(SHN) t L(SHN) CONTIONS Figures 7 and 9, C L = pf, S2 closed Figures 7 and 9, C L = pf, S closed Figures 5 and, C L = 5pF, S2 closed, - = 2 Figures 5 and, C L = 5pF, S closed, - = 2 SWITCHING CHCTEISTICS MX43, MX47/MX4/MX49 ( = 5 ±5%, T = T MIN to T MX, unless otherwise noted.) (tes, 2) PMETE river Input to Output river Output Skew to Output river ise or Fall Time river Enable to Output High river Enable to Output Low river isable Time from Low river isable Time from High eceiver Input to Output I t PLH - t PHL I ifferential eceiver Skew eceiver Enable to Output Low eceiver Enable to Output High eceiver isable Time from Low eceiver isable Time from High Maximum ata ate Time to Shutdown river Enable from Shutdown to Output High river Enable from Shutdown to Output Low eceiver Enable from Shutdown to Output High eceiver Enable from Shutdown to Output Low SMOL CONTIONS t PLH Figures 6 and, FF = 54Ω, t PHL C L = C L2 = pf t SKEW Figures 6 and, FF = 54Ω, C L = C L2 = pf t, t F t H t L t L t H t PLH t PHL t SK t L t H t L t H f MX t SHN t H(SHN) t L(SHN) t H(SHN) t L(SHN) Figures 6 and, FF = 54Ω, C L = C L2 = pf Figures 7 and 9, C L = pf, S2 closed Figures 7 and 9, C L = pf, S closed Figures 7 and 9, C L = 5pF, S closed Figures 7 and 9, C L = 5pF, S2 closed Figures 6 and, FF = 54Ω, C L = C L2 = pf Figures 6 and, FF = 54Ω, C L = C L2 = pf Figures 5 and, C L = 5pF, S closed Figures 5 and, C L = 5pF, S2 closed Figures 5 and, C L = 5pF, S closed Figures 5 and, C L = 5pF, S2 closed t PLH, t PHL < 5% of data period MX43/MX47 (te 5) MX43/MX47, Figures 7 and 9, C L = pf, S2 closed MX43/MX47, Figures 7 and 9, C L = pf, S closed MX43/MX47, Figures 5 and, C L = 5pF, S2 closed MX43/MX47, Figures 5 and, C L = 5pF, S closed MIN TP MX MIN TP MX UNITS UNITS kbps 4
5 Low-Power, Slew-ate-Limited S-45/S-422 Traceivers NOTES FO ELECTICL/SWITCHING CHCTEISTICS te : ll currents into device pi are positive; all currents out of device pi are negative. ll voltages are referenced to device ground unless otherwise specified. te 2: ll typical specificatio are given for = 5 and T = +25 C. te 3: Supply current specification is valid for loaded tramitters when E =. te 4: pplies to peak current. See Typical Operating Characteristics. te 5: The MX4/MX43/MX47 are put into shutdown by bringing E high and E low. If the inputs are in this state for less than 5, the parts are guaranteed not to enter shutdown. If the inputs are in this state for at least 6, the parts are guaranteed to have entered shutdown. See Low-Power Shutdown Mode section. Typical Operating Characteristics ( = 5, T = +25 C, unless otherwise noted.) OUTPUT CUENT (m) OUTPUT LOW OLTGE () OUTPUT CUENT vs. ECEIE OUTPUT LOW OLTGE OUTPUT LOW OLTGE () ECEIE OUTPUT LOW OLTGE vs. TEMPETUE TEMPETUE ( C) I = m MX4- MX OUTPUT CUENT (m) OUTPUT CUENT (m) OUTPUT CUENT vs. ECEIE OUTPUT HIGH OLTGE OUTPUT HIGH OLTGE () IE OUTPUT CUENT vs. FFEENTIL OUTPUT OLTGE FFEENTIL OUTPUT OLTGE () MX4-2 MX4-5 OUTPUT HIGH OLTGE () FFEENTIL OUTPUT OLTGE () ECEIE OUTPUT HIGH OLTGE vs. TEMPETUE TEMPETUE ( C) I = m MX IE FFEENTIL OUTPUT OLTGE vs. TEMPETUE TEMPETUE ( C) = 54Ω MX4-6 MX4/MX43/MX45/MX47 MX49/MX47 5
6 Low-Power, Slew-ate-Limited S-45/S-422 Traceivers MX4/MX43/MX45/MX47 MX49/MX47 Typical Operating Characteristics (continued) ( = 5, T = +25 C, unless otherwise noted.) OUTPUT CUENT (m) OUTPUT CUENT vs. IE OUTPUT LOW OLTGE OUTPUT LOW OLTGE () SUPPL CUENT (µ) MX4-7 2 OUTPUT CUENT (m) MX43/MX47 MX49 SUPPL CUENT vs. TEMPETUE MX43; E =, E = X MX47; E =, E = X MX43/MX47; E = E =, MX4/MX49; E = E = X MX43/MX47; E =, E = TEMPETUE ( C) OUTPUT CUENT vs. IE OUTPUT HIGH OLTGE OUTPUT HIGH OLTGE () MX4-2 SUPPL CUENT (µ) MX4- SUPPL CUENT (µ) 5 3 MX47 SUPPL CUENT vs. TEMPETUE MX47; E =, E = X MX47; E =, E = X MX4; E =, E = TEMPETUE ( C) TEMPETUE ( C) MX4/MX45/MX49/MX49 SUPPL CUENT vs. TEMPETUE MX4/MX45; E =, E = X MX45; E =, E = X, MX4; E = E = MX49/MX49; E = E = X MX4-3 MX4-6
7 Low-Power, Slew-ate-Limited S-45/S-422 Traceivers Pin escription MX4/MX43/ MX45/MX47/ MX47 P/SO TOP IEW µmx E E E PIN P/SO P/SO MX4 MX43 MX45 MX47 MX47 µmx MX4/ MX49 µmx , 7 GN Ground ninverting river Output 6 Inverting river Output 6 ninverting eceiver Input and ninverting river Output 2 2 ninverting eceiver Input 7 Inverting eceiver Input and Inverting river Output 7 Inverting eceiver Input Positive Supply: ,, 3 N.C. Connect not internally connected GN GN E MX49/ MX49 P/SO E E NME NME eceiver Output Enable. is enabled when E is low; is high impedance when E is high. river Output Enable. The driver outputs, and, are enabled by bringing E high. They are high impedance when E is low. If the driver outputs are enabled, the parts function as line drivers. While they are high impedance, they function as line receivers if E is low. river Input. low on forces output low and output high. Similarly, a high on forces output high and output low. 7 t 6 5 GN MX4 MX43 MX45 MX47 MX47 NOTE: PIN LELS N ON TIMING, TEST, N WEFOM GMS EFE TO PINS N WHEN E IS HIGH. TPICL OPETING CICUIT SHOWN WITH P/SO PCKGE. Figure. MX4/MX43/MX45/MX47/MX47 Pin Configuration and Typical Operating Circuit E E FUNCTION FUNCTION eceiver Output: If > by 2m, will be high; If < by 2m, will be low. t E E MX4/MX43/MX45/MX47 MX49/MX47 7
8 Low-Power, Slew-ate-Limited S-45/S-422 Traceivers MX4/MX43/MX45/MX47 MX49/MX47 TOP IEW GN P/SO MX4 MX49 µmx pplicatio Information The MX4/MX43/MX45/MX47 MX49 and MX47 are low-power traceivers for S-45 and S- 422 communicatio. The MX4, MX45, MX49, MX49, and MX47 can tramit and receive at data rates up to 2.5Mbps, while the MX43, MX47, MX4, and MX49 are specified for data rates up to 25kbps. The MX4 MX49 are full-duplex traceivers while the MX4, MX43, MX45, MX47, and MX47 are half-duplex. In addition, river Enable (E) and eceiver Enable (E) pi are included on the MX4, MX43, MX45, MX47, MX49, MX49, and MX47. When disabled, the driver and receiver outputs are high impedance GN GN Figure 2. MX4/MX49 Pin Configuration and Typical Operating Circuit TOP IEW N.C. E E GN GN P/SO ,, 3 NC E t MX4 MX49 NOTE: TPICL OPETING CICUIT SHOWN WITH P/SO PCKGE. E 4 3 6, 7 Figure 3. MX49/MX49 Pin Configuration and Typical Operating Circuit N.C. N.C. GN 9 2 t MX49 MX49 MX47/MX47: 2 Traceivers on the us The 4kΩ, / 4 -unit-load receiver input impedance of the MX47 and MX47 allows up to 2 traceivers on a bus, compared to the -unit load (2kΩ input impedance) of standard S-45 drivers (32 traceivers maximum). ny combination of MX47/ MX47 and other S-45 traceivers with a total of 32 unit loads or less can be put on the bus. The MX4/MX43/MX45 and MX4 MX49 have standard 2kΩ eceiver Input impedance. t t GN E GN E
9 Low-Power, Slew-ate-Limited S-45/S-422 Traceivers Test Circuits O Figure 4. river C Test Load 3 E I C L FF C L2 OC Figure 6. river/eceiver Timing Test Circuit E TEST POINT ECEIE OUTPUT C L 5pF kω Figure 5. eceiver Timing Test Load OUTPUT UNE TEST C L 5Ω Figure 7. river Timing Test Load MX43/MX47/MX4/MX49: educed EMI and eflectio The MX43 and MX47 MX49 are slew-rate limited, minimizing EMI and reducing reflectio caused by improperly terminated cables. Figure 2 shows the driver output waveform and its Fourier analysis of a 5kHz signal tramitted by a MX4, MX45, MX49, MX49, or MX47. High-frequency harmonics with large amplitudes are evident. Figure 3 shows the same information displayed for a MX43, MX47, MX4, or MX49 tramitting under the same conditio. Figure 3 s high-frequency harmonics have much lower amplitudes, and the potential for EMI is significantly reduced. S S2 S S2 kω MX4/MX43/MX45/MX47 MX49/MX47 9
10 Low-Power, Slew-ate-Limited S-45/S-422 Traceivers MX4/MX43/MX45/MX47 MX49/MX47 Switching Waveforms FF 3 O - O O.5 /2 O t % t PLH t PHL.5 FF = () - () 9% 9% t F t SKEW = t PLH - t PHL Figure. river Propagation elays OH OL - I - I.5 t PHL INPUT OUTPUT Figure. eceiver Propagation elays t PLH.5 /2 O % 3 E, OL, 3 E OUTPUT NOMLL LOW 2.3 t L(SHN), t L t L OUTPUT NOMLL HIGH t H(SHN), t H.5.5 t H.5 OUTPUT NOMLL LOW.5 t L(SHN), t L t L OUTPUT NOMLL HIGH t H(SHN), t H t H OL +.5 OH -.5 Figure 9. river Enable and isable Times (except MX4 and MX49) OL +.5 OH -.5 Figure. eceiver Enable and isable Times (except MX4 and MX49) Function Tables (MX4/MX43/MX45/MX47/MX47) Table. Tramitting INPUTS OUTPUTS E E X X X High- X High-* X = on't care High- = High impedance * Shutdown mode for MX4/MX43/MX47 High- High-* Table 2. eceiving INPUTS OUTPUT E E - > +.2 < -.2 Inputs open X = on't care High- = High impedance * Shutdown mode for MX4/MX43/MX47 X High-*
11 Low-Power, Slew-ate-Limited S-45/S-422 Traceivers d/div Hz 5kHz/div 5MHz Figure 2. river Output Waveform and FFT Plot of MX4/ MX45/MX49/MX49/MX47 Tramitting a 5kHz Signal Low-Power Shutdown Mode (MX4/MX43/MX47) low-power shutdown mode is initiated by bringing both E high and E low. The devices will not shut down unless both the driver and receiver are disabled. In shutdown, the devices typically draw only.µ of supply current. E and E may be driven simultaneously; the parts are guaranteed not to enter shutdown if E is high and E is low for less than 5. If the inputs are in this state for at least 6, the parts are guaranteed to enter shutdown. For the MX4, MX43, and MX47, the th and tl enable times assume the part was not in the lowpower shutdown state (the MX45/MX4 MX49 and MX47 can not be shut down). The th(shn) and tl(shn) enable times assume the parts were shut down (see Electrical Characteristics). It takes the drivers and receivers longer to become enabled from the low-power shutdown state (th(shn), tl(shn)) than from the operating mode (th, tl). (The parts are in operating mode if the E, E inputs equal a logical, or, or,.) d/div Hz 5kHz/div 5MHz Figure 3. river Output Waveform and FFT Plot of MX43/ MX47 MX49 Tramitting a 5kHz Signal river Output Protection Excessive output current and power dissipation caused by faults or by bus contention are prevented by two mechanisms. foldback current limit on the output stage provides immediate protection agait short circuits over the whole common-mode voltage range (see Typical Operating Characteristics). In addition, a thermal shutdown circuit forces the driver outputs into a high-impedance state if the die temperature rises excessively. Propagation elay Many digital encoding schemes depend on the difference between the driver and receiver propagation delay times. Typical propagation delays are shown in Figures 5 using Figure 4 s test circuit. The difference in receiver delay times, tplh - tphl, is typically under 3 for the MX4, MX45, MX49, MX49, and MX47 and is typically less than for the MX43 and MX47 MX49. The driver skew times are typically 5 ( max) for the MX4, MX45, MX49, MX49, and MX47, and are typically ( max) for the MX43 and MX47 MX49. MX4/MX43/MX45/MX47 MX49/MX47
12 Low-Power, Slew-ate-Limited S-45/S-422 Traceivers MX4/MX43/MX45/MX47 MX49/MX47 5m/div 2/div 2/div pf TTL IN t, t F < 6 = 54Ω = 5 T = +25 C Figure 5. MX4/MX45/MX49/MX49/MX47 eceiver t PHL 5m/div 2/div 4/div = 5 T = +25 C Figure 7. MX43, MX47 MX49 eceiver t PHL pf Figure 4. eceiver Propagation elay Test Circuit 5m/div 2/div 5m/div 2/div ECEIE OUT 2/div 4/div = 5 T = +25 C Figure 6. MX4/MX45/MX49/MX49/MX47 eceiver t PLH = 5 T = +25 C Figure. MX43, MX47 MX49 eceiver t PLH 2
13 Low-Power, Slew-ate-Limited S-45/S-422 Traceivers Line Length vs. ata ate The S-45/S-422 standard covers line lengths up to 4 feet. For line lengths greater than 4 feet, see Figure 23. Figures 9 and 2 show the system differential voltage for the parts driving 4 feet of 26WG twisted-pair wire at khz into 2Ω loads. Typical pplicatio The MX4, MX43, MX45, MX47 MX49, and MX47 traceivers are designed for bidirectional data communicatio on multipoint bus tramission lines. - 2µs/div 5 - Figure 9. MX4/MX45/MX49/MX49/MX47 System ifferential oltage at khz riving 4ft of Cable E E MX4 MX43 MX45 MX47 MX47 2Ω 5 Figures 2 and 22 show typical network applicatio circuits. These parts can also be used as line repeaters, with cable lengths longer than 4 feet, as shown in Figure 23. To minimize reflectio, the line should be terminated at both ends in its characteristic impedance, and stub lengths off the main line should be kept as short as possible. The slew-rate-limited MX43 and MX47 MX49 are more tolerant of imperfect termination. - E E E E Figure 2. MX4/MX43/MX45/MX47/MX47 Typical Half-uplex S-45 Network 2Ω 2µs/div E E 5 - Figure 2. MX43, MX47 MX49 System ifferential oltage at khz riving 4ft of Cable 5 MX4/MX43/MX45/MX47 MX49/MX47 3
14 Low-Power, Slew-ate-Limited S-45/S-422 Traceivers MX4/MX43/MX45/MX47 MX49/MX47 E E 2Ω 2Ω Figure 22. MX4 MX49 Full-uplex S-45 Network E E NOTE: E N E ON MX49/MX49 ONL. E E Figure 23. Line epeater for MX4 MX49 2Ω MX4 MX49 2Ω NOTE: E N E ON MX49/MX49 ONL. T IN T OUT E E 2Ω 2Ω MX49 MX49 Isolated S-45 For isolated S-45 applicatio, see the MX253 and MX4 data sheets. E E 4
15 Low-Power, Slew-ate-Limited S-45/S-422 Traceivers Ordering Information PT TEMP. NGE PIN-PCKGE MX4CP C to +7 C Plastic P MX4CS C to +7 C SO MX4CU C to +7 C µmx MX4C/ C to +7 C ice* MX4EP -4 C to +5 C Plastic P MX4ES -4 C to +5 C SO MX4MJ -55 C to +25 C CEP MX43CP C to +7 C Plastic P MX43CS C to +7 C SO MX43CU C to +7 C µmx MX43C/ C to +7 C ice* MX43EP -4 C to +5 C Plastic P MX43ES -4 C to +5 C SO MX43MJ -55 C to +25 C CEP MX45CP C to +7 C Plastic P MX45CS C to +7 C SO MX45CU C to +7 C µmx MX45C/ C to +7 C ice* MX45EP -4 C to +5 C Plastic P MX45ES -4 C to +5 C SO MX45MJ -55 C to +25 C CEP MX47CP C to +7 C Plastic P MX47CS C to +7 C SO MX47CU C to +7 C µmx MX47C/ C to +7 C ice* MX47EP -4 C to +5 C Plastic P MX47ES -4 C to +5 C SO MX47MJ -55 C to +25 C CEP MX4CP C to +7 C Plastic P MX4CS C to +7 C SO MX4CU C to +7 C µmx MX4C/ C to +7 C ice* MX4EP -4 C to +5 C Plastic P MX4ES -4 C to +5 C SO MX4MJ -55 C to +25 C CEP MX49CP C to +7 C 4 Plastic P MX49CS C to +7 C 4 SO MX49C/ C to +7 C ice* MX49EP -4 C to +5 C 4 Plastic P MX49ES -4 C to +5 C 4 SO MX49MJ -55 C to +25 C 4 CEP Ordering Information (continued) PT MX49CP MX49CS MX49CU MX49C/ MX49EP MX49ES MX49MJ MX49CP MX49CS MX49C/ MX49EP MX49ES MX49MJ MX47CP MX47CS MX47CU MX47C/ MX47EP MX47ES MX47MJ * Contact factory for dice specificatio. Chip Topographies MX4/MX43/MX45/MX47/MX47 E E TEMP. NGE C to +7 C C to +7 C C to +7 C C to +7 C -4 C to +5 C -4 C to +5 C -55 C to +25 C C to +7 C C to +7 C C to +7 C -4 C to +5 C -4 C to +5 C -55 C to +25 C C to +7 C C to +7 C C to +7 C C to +7 C -4 C to +5 C -4 C to +5 C -55 C to +25 C GN." (2.32mm) PIN-PCKGE Plastic P SO µmx ice* Plastic P SO CEP 4 Plastic P 4 SO ice* 4 Plastic P 4 SO 4 CEP Plastic P SO µmx ice* Plastic P SO CEP N.C. N.C..54" (.372mm) MX4/MX43/MX45/MX47 MX49/MX47 5
16 Low-Power, Slew-ate-Limited S-45/S-422 Traceivers MX4/MX43/MX45/MX47 MX49/MX47 Chip Topographies (continued) N.C. N.C. MX4/MX49 GN." (2.32mm).54" (.372mm) E E TNSISTO COUNT: 24 SUSTTE CONNECTE TO GN MX49/MX49 GN." (2.32mm).54" (.372mm) 6
17 Low-Power, Slew-ate-Limited S-45/S-422 Traceivers Package Information (The package drawing(s) in this data sheet may not reflect the most current specificatio. For the latest package outline information go to N TOP IEW e FNT IEW E H C L SIE IEW - INCHES MILLIMETES M MIN.53 MX.69 MIN.35 MX C e.5 SC.27 SC E H L ITIONS: M INCHES MIN MX MIN MX N MS C PPIET INFOMTION TITLE: PCKGE OUTLINE,.5" SOIC PPL MILLIMETES OCUMENT CONTL NO. E. 2-4 SOICN.EPS MX4/MX43/MX45/MX47 MX49/MX47 7
18 Low-Power, Slew-ate-Limited S-45/S-422 Traceivers MX4/MX43/MX45/MX47 MX49/MX47 Package Information (continued) (The package drawing(s) in this data sheet may not reflect the most current specificatio. For the latest package outline information go to 2 e ÿ.5±. TOP IEW FNT IEW b E H c 4X S L OTTOM IEW SIE IEW α M PPIET INFOMTION TITLE: PCKGE OUTLINE, L umx/usop PPL INCHES MIN MX SC 2.3 b c e E.6 H. L.6 α S.27 SC OCUMENT CONTL NO. MILLIMETES MIN MX SC SC E J LUMX.EPS
19 Low-Power, Slew-ate-Limited S-45/S-422 Traceivers MX4/MX43/MX45/MX47 MX49/MX47 Package Information (continued) (The package drawing(s) in this data sheet may not reflect the most current specificatio. For the latest package outline information go to Maxim cannot assume respoibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. circuit patent licees are implied. Maxim reserves the right to change the circuitry and specificatio without notice at any time. Maxim Integrated Products, 2 San Gabriel rive, Sunnyvale, C PPN.EPS MX4/MX43/MX45/MX47 MX49 23 Maxim Integrated Products Printed US is a registered trademark of Maxim Integrated Products.
MAX481/MAX483/MAX485/ MAX487 MAX491/MAX1487 Low-Power, Slew-Rate-Limited RS-485/RS-422 Transceivers
MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers General escription The MX48, MX483, MX48, MX487 MX49, and MX487 are low-power traceivers for S-48 and S- 4 communication.
More informationData Sheet April 28, 2006. Features TABLE 1. SUMMARY OF FEATURES. DATA RATE (Mbps) ISL4489E Full Yes 256 0.25 Yes Yes 140 14
ISL89E, ISL9E ata Sheet pril 8, 6 FN67. ±kv ES Protected, /8 Unit Load, V, Low Power, High Speed and Slew ate Limited, Full uplex, S-8/S- Transceivers The ISL89E, ISL9E are ES protected, fractional unit
More information3.3 V, ±15 kv ESD-Protected, Half- and Full-Duplex, RS-485/RS-422 Transceivers
3.3 V, ±15 kv ES-Protected, Half- and Full-uplex, S-485/S-422 Transceivers M37E/M371E/M372E/M373E/M374E/M375E/M376E/M377E/M378E FETUES TI/EI S-485/S-422 compliant ±15 kv ES protection on S-485 input/output
More informationLTC1487 Ultra-Low Power RS485 with Low EMI, Shutdown and High Input Impedance DESCRIPTIO
ltra-low Power S485 with Low EMI, Shutdown and High Input Impedance FETES High Input Impedance: p to 256 Transceivers on the us Low Power: I CC = 12µ Max with Driver Disabled I CC = 2µ Max with Driver
More information5 V Low Power EIA RS-485 Transceiver ADM1485
a FETUES Meets EI S-85 Standard 3 Mbps Data ate Single 5 V Supply 7 V to +2 V us Common-Mode ange High Speed, Low Power icmos Thermal Shutdown Protection Short-Circuit Protection Driver Propagation Delay:
More informationHigh-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)
High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch) DG2301 ishay Siliconix DESCRIPTION The DG2301 is a high-speed, 1-bit, low power, TTLcompatible bus switch. Using sub-micron CMOS technology,
More informationDG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES
High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch with Level-Shifter) DG2302 DESCRIPTION The DG2302 is a high-speed, 1-bit, low power, TTLcompatible bus switch. Using sub-micron CMOS technology,
More informationV CC TOP VIEW. f SSO = 20MHz to 134MHz (DITHERED)
19-013; Rev 1; 10/11 0MHz to 13MHz Spread-Spectrum General Description The is a spread-spectrum clock modulator IC that reduces EMI in high clock-frequency-based, digital electronic equipment. Using an
More informationINTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook. 1997 Jun 30
INTEGRATED CIRCUITS IC24 Data Handbook 1997 Jun 30 FEATURES Wide supply voltage range of 1.2 V to 3.6 V In accordance with JEDEC standard no. 8-1A Inputs accept voltages up to 5.5 V CMOS low power consumption
More informationOrder code Temperature range Package Packaging
ST485B ST485C Low power RS-485/RS-422 transceiver Features Low quiescent current: 300 µa Designed for RS-485 interface application - 7 V to 12 V common mode input voltage range Driver maintains high impedance
More informationCD4013BC Dual D-Type Flip-Flop
Dual D-Type Flip-Flop General Description The CD4013B dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit cotructed with N- and P-channel enhancement mode traistors. Each
More informationQuad, Rail-to-Rail, Fault-Protected, SPST Analog Switches
19-2418; Rev ; 4/2 Quad, Rail-to-Rail, Fault-Protected, General Description The are quad, single-pole/single-throw (SPST), fault-protected analog switches. They are pin compatible with the industry-standard
More informationImproved, 16-Channel/Dual 8-Channel, CMOS Analog Multiplexers
9-4729; Rev 6; 3/ Improved, 6-Channel/ual 8-Channel, General escription Maxim s redesigned G46 and G47 CMOS analog multiplexers now feature guaranteed matching between channels (8Ω, max) and flatness over
More informationCD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate
Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate General Description The CD4001BC and CD4011BC quad gates are monolithic complementary MOS (CMOS) integrated circuits cotructed
More information3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.
Rev. 02 3 September 2007 Product data sheet 1. General description The provides a 3-input EXCLUSIVE-OR function. The input can be driven from either 3.3 or 5 V devices. This feature allows the use of these
More informationCD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches
CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches General Description The CD4043BC are quad cross-couple 3-STATE CMOS NOR latches, and the CD4044BC are quad cross-couple 3- STATE
More informationMAX14759/MAX14761/MAX14763 Above- and Below-the-Rails Low On-Resistance Analog Switches
19-651; Rev ; 9/11 /MX14761/ General Description The /MX14761/ analog switches are capable of passing bipolar signals that are beyond their supply rails. These devices operate from a single +3.V to +5.5V
More informationDM74LS151 1-of-8 Line Data Selector/Multiplexer
1-of-8 Line Data Selector/Multiplexer General Description This data selector/multiplexer contains full on-chip decoding to select the desired data source. The DM74LS151 selects one-of-eight data sources.
More information74F74 Dual D-Type Positive Edge-Triggered Flip-Flop
Dual D-Type Positive Edge-Triggered Flip-Flop General Description The F74 is a dual D-type flip-flop with Direct Clear and Set inputs and complementary (Q, Q) outputs. Information at the input is traferred
More informationMicroprocessor Supervisory Circuits
19-4333; Rev 4; 12/05 Microprocessor Supervisory Circuits General Description The reduce the complexity and number of components required for power-supply monitoring and battery-control functions in microprocessor
More informationDS1220Y 16k Nonvolatile SRAM
19-5579; Rev 10/10 NOT RECOENDED FOR NEW DESIGNS 16k Nonvolatile SRAM www.maxim-ic.com FEATURES 10 years minimum data retention in the absence of external power Data is automatically protected during power
More informationMAX14760/MAX14762/MAX14764 Above- and Below-the-Rails Low-Leakage Analog Switches
19-652; Rev 1; 8/12 EVALUATION KIT AVAILABLE MAX1476// General Description The MAX1476// analog switches are capable of passing bipolar signals that are beyond their supply rails. These devices operate
More informationMM74HC14 Hex Inverting Schmitt Trigger
MM74HC14 Hex Inverting Schmitt Trigger General Description The MM74HC14 utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as
More informationMM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer
MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer General Description The MM74C150 and MM82C19 multiplex 16 digital lines to 1 output. A 4-bit address code determines
More information+5 V Powered RS-232/RS-422 Transceiver AD7306
a FEATURES RS- and RS- on One Chip Single + V Supply. F Capacitors Short Circuit Protection Excellent Noise Immunity Low Power BiCMOS Technology High Speed, Low Skew RS- Operation C to + C Operations APPLICATIONS
More information74AC191 Up/Down Counter with Preset and Ripple Clock
74AC191 Up/Down Counter with Preset and Ripple Clock General Description The AC191 is a reversible modulo 16 binary counter. It features synchronous counting and asynchronous presetting. The preset feature
More informationDM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers
September 1986 Revised April 2000 DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers General Description These data selectors/multiplexers contain inverters and drivers to supply full
More informationAN-960 APPLICATION NOTE
N-960 PPLICTION NOTE One Technology Way P.O. ox 9106 Norwood, M 02062-9106, U.S.. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com S-485/S-422 Circuit Implementation Guide by Hein Marais INTUCTION Industrial
More informationCD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop
Hex D-Type Flip-Flop Quad D-Type Flip-Flop General Description The CD40174BC consists of six positive-edge triggered D- type flip-flops; the true outputs from each flip-flop are externally available. The
More information74AC138 74ACT138 1-of-8 Decoder/Demultiplexer
1-of-8 Decoder/Demultiplexer General Description The AC/ACT138 is a high-speed 1-of-8 decoder/demultiplexer. This device is ideally suited for high-speed bipolar memory chip select address decoding. The
More informationDM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers
Dual 1-of-4 Line Data Selectors/Multiplexers General Description Each of these data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection
More information74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register
74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register General Description The 74F675A contai a 16-bit serial in/serial out shift register and a 16-bit parallel out storage register. Separate serial
More information74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs
74HC574 Octal D-Type Flip-Flop with 3-STATE Outputs General Description Ordering Code: March 1993 Revised May 2005 The HC574 is an advanced high speed CMOS octal flipflop with 3-STATE output fabricated
More informationMM74C74 Dual D-Type Flip-Flop
Dual D-Type Flip-Flop General Description The MM74C74 dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit cotructed with N- and P-channel enhancement traistors. Each flip-flop
More information1-800-831-4242
Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. DM74LS161A DM74LS163A Synchronous 4-Bit Binary Counters General Description
More information5 V, 1 A H-Bridge Motor Driver
, A H-Bridge Motor Driver DESCRIPTION The SIP200 is an integrated, buffered H-bridge with TTL and CMOS compatible inputs with the capability of delivering up to A continuous current at DD supply. The SIP200
More informationSP490/491 Full Duplex RS-485 Transceivers
SP490/491 Full Duplex RS-485 Transceivers FEATURES +5V Only Low Power BiCMOS Driver/Receiver Enable (SP491) RS-485 and RS-422 Drivers/Receivers Pin Compatible with LTC490 and SN75179 (SP490) Pin Compatible
More informationCD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate
CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate General Description The CD4001BC and CD4011BC quad gates are monolithic complementary MOS (CMOS) integrated
More informationSpread-Spectrum Crystal Multiplier DS1080L. Features
Rev 1; 3/0 Spread-Spectrum Crystal Multiplier General Description The is a low-jitter, crystal-based clock generator with an integrated phase-locked loop (PLL) to generate spread-spectrum clock outputs
More informationHigh-Speed, Low-Power, 3V/5V, Rail-to-Rail, Single-Supply Comparators MAX941/MAX942/ MAX944. General Description. Features. Ordering Information
General Description The MAX941/MAX94/ are single/dual/quad highspeed comparators optimized for systems powered from a 3V or 5V supply. These devices combine high speed, low power, and rail-to-rail inputs.
More informationThe 74LVC1G11 provides a single 3-input AND gate.
Rev. 8 17 September 2015 Product data sheet 1. General description The provides a single 3-input AND gate. The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this
More informationCD4013BC Dual D-Type Flip-Flop
CD4013BC Dual D-Type Flip-Flop General Description The CD4013B dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors.
More information4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT
Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The is specified in compliance
More informationPush-Pull FET Driver with Integrated Oscillator and Clock Output
19-3662; Rev 1; 5/7 Push-Pull FET Driver with Integrated Oscillator General Description The is a +4.5V to +15V push-pull, current-fed topology driver subsystem with an integrated oscillator for use in
More informationHigh-Speed, 5 V, 0.1 F CMOS RS-232 Driver/Receivers ADM202/ADM203
a FEATURES kb Transmission Rate ADM: Small (. F) Charge Pump Capacitors ADM3: No External Capacitors Required Single V Power Supply Meets EIA-3-E and V. Specifications Two Drivers and Two Receivers On-Board
More informationMADR-009190-0001TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.
Features High Voltage CMOS Technology Four Channel Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost Lead-Free SOIC-16 Plastic Package Halogen-Free Green Mold Compound
More informationMADR-009269-0001TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.
Features High Voltage CMOS Technology Complementary Outputs Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost Plastic SOIC-8 Package 100% Matte Tin Plating over
More information74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)
INTEGRATED CIRCUITS Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State) 1995 Mar 31 IC15 Data Handbook Philips Semiconductors Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)
More informationINTEGRATED CIRCUITS. 74F74 Dual D-type flip-flop. Product specification Supercedes data of 1990 Oct 23 IC15 Data Handbook.
INTEGRATED CIRCUITS Supercedes data of 1990 Oct 23 IC15 Data Handbook 1996 Mar 12 FEATURE Industrial temperature range available ( 40 C to +85 C) DESCRIPTION The is a dual positive edge-triggered D-type
More informationCD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset
October 1987 Revised March 2002 CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset General Description The CD4027BC dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits
More informationLow-Cost, Micropower, SC70/SOT23-8, Microphone Preamplifiers with Complete Shutdown
9-9; Rev ; 4/ Low-Cost, Micropower, SC7/SOT23-8, Microphone General Description The are micropower op amps optimized for use as microphone preamplifiers. They provide the ideal combination of an optimized
More informationObsolete Product(s) - Obsolete Product(s)
SYNCHRONOUS PROGRAMMABLE 4-BIT BINARY COUNTER WITH ASYNCHRONOUS CLEAR INTERNAL LOOK-AHEAD FOR FAST COUNTING CARRY OUTPUT FOR CASCADING SYNCHRONOUSLY PROGRAMMABLE LOW-POWER TTL COMPATIBILITY STANDARDIZED
More informationMADR-009443-0001TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators. Functional Schematic. Features. Description. Pin Configuration 2
Features Functional Schematic High Voltage CMOS Technology Four Channel Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost 4x4 mm, 20-lead PQFN Package 100% Matte
More informationMC14175B/D. Quad Type D Flip-Flop
Quad Type D Flip-Flop The MC475B quad type D flipflop is cotructed with MOS Pchannel and Nchannel enhancement mode devices in a single monolithic structure. Each of the four flipflops is positiveedge triggered
More informationMC14008B. 4-Bit Full Adder
4-Bit Full Adder The MC4008B 4bit full adder is constructed with MOS PChannel and NChannel enhancement mode devices in a single monolithic structure. This device consists of four full adders with fast
More informationQuad 2-Line to 1-Line Data Selectors Multiplexers
54LS157 DM54LS157 DM74LS157 54LS158 DM54LS158 DM74LS158 Quad 2-Line to 1-Line Data Selectors Multiplexers General Description These data selectors multiplexers contain inverters and drivers to supply full
More information54157 DM54157 DM74157 Quad 2-Line to 1-Line Data Selectors Multiplexers
54157 DM54157 DM74157 Quad 2-Line to 1-Line Data Selectors Multiplexers General Description These data selectors multiplexers contain inverters and drivers to supply full on-chip data selection to the
More informationLow-power configurable multiple function gate
Rev. 7 10 September 2014 Product data sheet 1. General description The provides configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the
More informationEVALUATION KIT AVAILABLE Broadband, Two-Output, Low-Noise Amplifier for TV Tuner Applications MAX2130. Maxim Integrated Products 1
9-86; Rev ; 8/ EVALUATION KIT AVAILABLE Broadband, Two-Output, Low-Noise General Description The broadband, low-distortion, low-noise, two-output amplifier performs preamp, loop-out, and buffer functions
More informationDM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control
August 1986 Revised February 1999 DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control General Description The DM74LS191 circuit is a synchronous, reversible, up/ down counter. Synchronous operation
More informationCA723, CA723C. Voltage Regulators Adjustable from 2V to 37V at Output Currents Up to 150mA without External Pass Transistors. Features.
CA73, CA73C Data Sheet April 1999 File Number 788. Voltage Regulators Adjustable from V to 37V at Output Currents Up to 1mA without External Pass Transistors The CA73 and CA73C are silicon monolithic integrated
More information74HC374. Octal 3 State Non Inverting D Flip Flop. High Performance Silicon Gate CMOS
7H37 Octal 3 State Non Inverting Flip Flop High Performance Silicon Gate MOS The 7H37 is identical in pinout to the LS37. The device inputs are compatible with standard MOS outputs; with pullup resistors,
More informationCold-Junction-Compensated K-Thermocoupleto-Digital Converter (0 C to +1024 C)
19-2235; Rev 1; 3/02 Cold-Junction-Compensated K-Thermocoupleto-Digital General Description The performs cold-junction compensation and digitizes the signal from a type-k thermocouple. The data is output
More information. MEDIUM SPEED OPERATION - 8MHz (typ.) @ . MULTI-PACKAGE PARALLEL CLOCKING FOR HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE
HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE. MEDIUM SPEED OPERATION - 8MHz (typ.) @ CL = 50pF AND DD-SS = 10. MULTI-PACKAGE PARALLEL CLOCKING FOR SYNCHRONOUS HIGH SPEED OUTPUT RES-
More informationDM74LS00 Quad 2-Input NAND Gate
DM74LS00 Quad 2-Input NAND Gate General Description This device contains four independent gates each of which performs the logic NAND function. Ordering Code: August 1986 Revised March 2000 Order Number
More information74HCU04. 1. General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter
Rev. 7 8 December 2015 Product data sheet 1. General description The is a hex unbuffered inverter. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to
More informationMM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop
3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT373 octal D-type latches and MM74HCT374 Octal D-type flip flops advanced silicongate CMOS technology, which provides
More informationAdvanced Monolithic Systems
Advanced Monolithic Systems FEATURES Three Terminal Adjustable or Fixed oltages* 1.5, 1.8, 2.5, 2.85, 3.3 and 5. Output Current of 1A Operates Down to 1 Dropout Line Regulation:.2% Max. Load Regulation:.4%
More informationDM74157 Quad 2-Line to 1-Line Data Selectors/Multiplexers
DM74157 Quad 2-Line to 1-Line Data Selectors/Multiplexers General Description These data selectors/multiplexers contain inverters and drivers to supply full on-chip data selection to the four out-put gates.
More informationMM74HC273 Octal D-Type Flip-Flops with Clear
MM74HC273 Octal D-Type Flip-Flops with Clear General Description The MM74HC273 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise
More information1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET
DATASHEET 1 TO 4 CLOCK BUFFER ICS551 Description The ICS551 is a low cost, high-speed single input to four output clock buffer. Part of IDT s ClockBlocks TM family, this is our lowest cost, small clock
More informationTriple-Channel Video Reconstruction Filter and Buffer for Composite and Y/C Outputs
9-3269; Rev ; 6/5 EVALUATION KIT AVAILABLE Triple-Channel Video Reconstruction Filter and General escription The is a low-cost, triple-channel video reconstruction filter for S-video and CVBS video-signal
More informationQuad 2-input NAND Schmitt trigger
Rev. 9 15 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Applications The is a quad two-input NAND gate. Each input has a Schmitt trigger circuit. The gate switches
More informationHCF4070B QUAD EXCLUSIVE OR GATE
QUAD EXCLUSIE OR GATE MEDIUM-SPEED OPERATION t PHL = t PLH = 70ns (Typ.) at CL = 50 pf and DD = 10 QUIESCENT CURRENT SPECIFIED UP TO 20 5, 10 AND 15 PARAMETRIC RATINGS INPUT LEAKAGE CURRENT I I = 100nA
More informationOn/Off Controller with Debounce and
19-4128; Rev ; 5/8 On/Off Controller with Debounce and General Description The is a pushbutton on/off controller with a single switch debouncer and built-in latch. It accepts a noisy input from a mechanical
More informationThe 74LVC1G04 provides one inverting buffer.
Rev. 12 6 ugust 2012 Product data sheet 1. General description The provides one inverting buffer. Input can be driven from either 3.3 V or 5 V devices. These features allow the use of these devices in
More information74HC32; 74HCT32. 1. General description. 2. Features and benefits. Quad 2-input OR gate
Rev. 5 4 September 202 Product data sheet. General description The is a quad 2-input OR gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages
More informationICL232. +5V Powered, Dual RS-232 Transmitter/Receiver. Description. Features. Ordering Information. Applications. Functional Diagram.
ICL August V Powered, Dual RS Transmitter/Receiver Features Meets All RSC and V. Specifications Requires Only Single V Power Supply Onboard Voltage Doubler/Inverter Low Power Consumption Drivers ±V Output
More informationIsolated RS485 Interface. Features
Isolated RS485 Interface Functional Diagram DE D R RE IL485 ISODE A B Features 3.3 Input Supply Compatible 2500 RMS Isolation (1 min.) 25 ns Maximum Propagation Delay 35 Mbps Data Rate 1 ns Pulse Skew
More informationMM74HC174 Hex D-Type Flip-Flops with Clear
Hex D-Type Flip-Flops with Clear General Description The MM74HC174 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise immunity,
More information3-to-8 line decoder, demultiplexer with address latches
Rev. 7 29 January 2016 Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The is specified in compliance with JEDEC
More informationFeatures. Modulation Frequency (khz) VDD. PLL Clock Synthesizer with Spread Spectrum Circuitry GND
DATASHEET IDT5P50901/2/3/4 Description The IDT5P50901/2/3/4 is a family of 1.8V low power, spread spectrum clock generators capable of reducing EMI radiation from an input clock. Spread spectrum technique
More informationPIN CONFIGURATION FEATURES ORDERING INFORMATION ABSOLUTE MAXIMUM RATINGS. D, F, N Packages
DESCRIPTION The µa71 is a high performance operational amplifier with high open-loop gain, internal compensation, high common mode range and exceptional temperature stability. The µa71 is short-circuit-protected
More informationMC10SX1190. Fibre Channel Coaxial Cable Driver and Loop Resiliency Circuit
Fibre Channel Coaxial Cable Driver and Loop Resiliency Circuit Description The MC10SX1190 is a differential receiver, differential transmitter specifically designed to drive coaxial cables. It incorporates
More information74F168*, 74F169 4-bit up/down binary synchronous counter
INTEGRATED CIRCUITS 74F168*, * Discontinued part. Please see the Discontinued Product List in Section 1, page 21. 1996 Jan 5 IC15 Data Handbook FEATURES Synchronous counting and loading Up/Down counting
More informationHEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate
Rev. 6 10 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a quad 2-input NAND gate. The outputs are fully buffered for the highest noise
More informationDM74LS05 Hex Inverters with Open-Collector Outputs
Hex Inverters with Open-Collector Outputs General Description This device contains six independent gates each of which performs the logic INVERT function. The open-collector outputs require external pull-up
More informationHigh-Speed, 5 V, 0.1 F CMOS RS-232 Drivers/Receivers ADM222/ADM232A/ADM242
a FEATURES 200 kb/s Transmission Rate Small (0. F) Charge Pump Capacitors Single V Power Supply Meets All EIA-232-E and V.2 Specifications Two Drivers and Two Receivers On-Board DC-DC Converters V Output
More information5485 DM5485 DM7485 4-Bit Magnitude Comparators
5485 DM5485 DM7485 4-Bit Magnitude Comparators General Description These 4-bit magnitude comparators perform comparison of straight binary or BCD codes Three fully-decoded decisions about two 4-bit words
More information74LVC1G74. 1. General description. 2. Features and benefits. Single D-type flip-flop with set and reset; positive edge trigger
Rev. 12 2 pril 2013 Product data sheet 1. General description The is a single positive edge triggered -type flip-flop with individual data () inputs, clock (P) inputs, set (S) and reset (R) inputs, and
More informationDM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs
DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs General Description This device contains two independent positive-edge-triggered D-type flip-flops with
More informationHIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS
DESCRIPTION The, /6 single-channel and /6 dual-channel optocouplers consist of a 5 nm AlGaAS LED, optically coupled to a very high speed integrated photodetector logic gate with a strobable output. This
More information±15kV ESD-Protected, 1µA, 250kbps, 3.3V/5V, Dual RS-232 Transceivers with Internal Capacitors
19-1473; Rev 2; 8/4 ±15k ESD-Protected, 1µA, 25kbps, 3.3/5, Dual General Description The are EIA/TIA-232 and.28/.24 communications interfaces with automatic shutdown/ wake-up features, high data-rate capabilities,
More informationDS1220Y 16k Nonvolatile SRAM
Not Recommended for New Design DS122Y 16k Nonvolatile SRAM www.maxim-ic.com FEATURES years minimum data retention in the absence of external power Data is automatically protected during power loss Directly
More informationMM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer
MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer General Description The MM74C150 and MM82C19 multiplex 16 digital lines to 1 output. A 4-bit address code determines
More information74HC138; 74HCT138. 3-to-8 line decoder/demultiplexer; inverting
Rev. 6 28 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive
More informationHex buffer with open-drain outputs
Rev. 5 27 October 20 Product data sheet. General description The provides six non-inverting buffers. The outputs are open-drain and can be connected to other open-drain outputs to implement active-low
More informationHCC/HCF4032B HCC/HCF4038B
HCC/HCF4032B HCC/HCF4038B TRIPLE SERIAL ADDERS INERT INPUTS ON ALL ADDERS FOR SUM COMPLEMENTING APPLICATIONS FULLY STATIC OPERATION...DC TO 10MHz (typ.) @ DD = 10 BUFFERED INPUTS AND OUTPUTS SINGLE-PHASE
More informationHCF4056B BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION
BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION QUIESCENT CURRENT SPECIF. UP TO 20V OPERATION OF LIQUID CRYSTALS WITH CMOS CIRCUITS PROVIDES ULTRA LOW POWER DISPLAY. EQUIVALENT AC OUTPUT DRIVE
More information74HC02; 74HCT02. 1. General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate
Rev. 5 26 November 2015 Product data sheet 1. General description 2. Features and benefits The is a quad 2-input NOR gate. Inputs include clamp diodes. This enables the use of current limiting resistors
More information