MAX481/MAX483/MAX485/ MAX487 MAX491/MAX1487 Low-Power, Slew-Rate-Limited RS-485/RS-422 Transceivers

Size: px
Start display at page:

Download "MAX481/MAX483/MAX485/ MAX487 MAX491/MAX1487 Low-Power, Slew-Rate-Limited RS-485/RS-422 Transceivers"

Transcription

1 MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers General escription The MX48, MX483, MX48, MX487 MX49, and MX487 are low-power traceivers for S-48 and S- 4 communication. Each part contai one driver and one receiver. The MX483, MX487, MX488, and MX489 feature reduced slew-rate drivers that minimize EMI and reduce reflectio caused by improperly terminated cables, thus allowing error-free data tramission up to kbps. The driver slew rates of the MX48, MX48, MX49, MX49, and MX487 are not limited, allowing them to tramit up to.mbps. These traceivers draw between µ and µ of supply current when unloaded or fully loaded with disabled drivers. dditionally, the MX48, MX483, and MX487 have a low-current shutdown mode in which they coume only.µ. ll parts operate from a single supply. rivers are short-circuit current limited and are protected agait excessive power dissipation by thermal shutdown circuitry that places the driver outputs into a high-impedance state. The receiver input has a fail-safe feature that guarantees a logic-high output if the input is open circuit. The MX487 and MX487 feature quarter-unit-load receiver input impedance, allowing up to 8 MX487/ MX487 traceivers on the bus. Full-duplex communicatio are obtained using the MX488 MX49, while the MX48, MX483, MX48, MX487, and MX487 are designed for half-duplex applicatio. pplicatio Low-Power S-48 Traceivers Low-Power S-4 Traceivers Level Tralators Traceivers for EMI-Seitive pplicatio Industrial-Control Local rea Networks Next Generation evice Features For Fault-Tolerant pplicatio MX343: ±8 Fault-Protected, Fail-Safe, /4 Unit Load, +3.3, S-48 Traceiver MX344E MX3444E: ±k ES-Protected, ±6 Fault-Protected, Mbps, Fail-Safe, S-48/J78 Traceivers For Space-Cotrained pplicatio MX346 MX3464: +, Fail-Safe, Mbps, Profibus S-48/S-4 Traceivers MX336: +3.3, High-Speed, S-48/S-4 Traceiver in a SOT3 Package MX38E MX384E: ±k ES-Protected, Mbps, +3 to +., SOT3, S-48/S-4, True Fail-Safe eceivers MX393/MX394/MX39: Mbps, +3.3, SOT3, S-48/S-4 Tramitters For Multiple Traceiver pplicatio MX33E MX333E: ±k ES-Protected, +3.3, Quad S-4 Tramitters For Fail-Safe pplicatio MX38 MX389: Fail-Safe, High-Speed (Mbps), Slew-ate-Limited S-48/S-4 Traceivers For Low-oltage pplicatio MX3483E/MX348E/MX3486E/MX3488E/ MX349E/MX349E: +3.3 Powered, ±k ES-Protected, Mbps, Slew-ate-Limited, True S-48/S-4 Traceivers Ordering Information appears at end of data sheet. Selection Table PT NUME HLF/FULL UPLEX T TE (Mbps) SLEW-TE LIMITE LOW- POWE SHUTOWN ECEIE/ IE ENLE QUIESCENT CUENT (μ) NUME OF ECEIES ON US MX48 Half. No es es MX483 Half. es es es 3 8 MX48 Half. No No es MX487 Half. es es es 8 8 MX488 Full. es No No 3 8 MX489 Full. es No es 3 4 MX49 Full. No No No MX49 Full. No No es MX487 Half. No No es PIN COUNT For pricing, delivery, and ordering information, please contact Maxim irect at , or visit Maxim Integrated s website at 9-; ev ; 9/4

2 MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers SOLUTE MXIMUM TINGS Supply oltage ( )... Control Input oltage (E, E)...-. to ( +.) river Input oltage ()...-. to ( +.) river Output oltage (, )...-8 to +. eceiver Input oltage (, )...-8 to +. eceiver Output oltage ()...-. to ( +.) Continuous Power issipation (T = +7 C) 8-Pin Plastic P (derate 9.9mW/ C above +7 C)...77mW 4-Pin Plastic P (derate.mw/ C above +7 C)..8mW 8-Pin SO (derate.88mw/ C above +7 C)...47mW C ELECTICL CHCTEISTICS ( = ±%, T = T MIN to T MX, unless otherwise noted.) (Notes, ) 4-Pin SO (derate 8.33mW/ C above +7 C)...667mW 8-Pin µmx (derate 4.mW/ C above +7 C)...83mW 8-Pin CEP (derate 8.mW/ C above +7 C)...64mW 4-Pin CEP (derate 9.9mW/ C above +7 C)...77mW Operating Temperature anges MX4 C /MX487C_... MX4 E /MX487E_...-4 C to +8 C MX4 M_/MX487MJ...- C to + C Storage Temperature ange...-6 C to +6 C Lead Temperature (soldering, sec)...+3 C Stresses beyond those listed under bsolute Maximum atings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditio beyond those indicated in the operational sectio of the specificatio is not implied. Exposure to absolute maximum rating conditio for extended periods may affect device reliability. PMETE SMOL CONTIONS MIN TP MX UNITS ifferential river Output (no load) O ifferential river Output (with load) O = Ω (S-4) = 7Ω (S-48), Figure 4. Change in Magnitude of river ifferential Output oltage for Complementary Output States Δ O = 7Ω or Ω, Figure 4. river Common-Mode Output oltage OC = 7Ω or Ω, Figure 4 3 Change in Magnitude of river Common-Mode Output oltage for Complementary Output States Δ O = 7Ω or Ω, Figure 4. Input High oltage IH E,, E. Input Low oltage IL E,, E.8 Input Current I IN E,, E ± µ Input Current (, ) I IN E = ; = or., all devices except MX487/MX487 MX487/MX487, E =, = or. IN = IN = -7 IN = IN = m m eceiver ifferential Threshold oltage TH -7 CM -.. eceiver Input Hysteresis Δ TH CM = 7 m eceiver Output High oltage OH I O = -4m, I = m 3. eceiver Output Low oltage OL I O = 4m, I = -m.4 Three-State (high impedance) Output Current at eceiver I O.4 O.4 ± µ eceiver Input esistance IN -7 CM, all devices except MX487/MX487 kω -7 CM, MX487/MX kω Maxim Integrated

3 C ELECTICL CHCTEISTICS (continued) ( = ±%, T = T MIN to T MX, unless otherwise noted.) (Notes, ) MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers PMETE SMOL CONTIONS MIN TP MX UNITS MX488/MX489, E,, E = or MX49/MX49, E,, E = or 3 No-Load Supply Current (Note 3) Supply Current in Shutdown river Short-Circuit Current, O = High I CC I SHN I OS MX48/MX48, E = 9 E = or E = 3 MX487, E = or E = E = MX MX483/MX487, E = MX487 4 E = or E = MX48/483/487, E =, E =. -7 O (Note 4) 3 µ µ m river Short-Circuit Current, O = Low I OS -7 O (Note 4) 3 m eceiver Short-Circuit Current I OS O 7 9 m SWITCHING CHCTEISTICS MX48/MX48, MX49/MX49, MX487 ( = ±%, T = T MIN to T MX, unless otherwise noted.) (Notes, ) PMETE river Input to Output river Output Skew to Output river ise or Fall Time river Enable to Output High river Enable to Output Low river isable Time from Low river isable Time from High eceiver Input to Output t PLH - t PHL ifferential eceiver Skew eceiver Enable to Output Low eceiver Enable to Output High eceiver isable Time from Low eceiver isable Time from High Maximum ata ate Time to Shutdown SMOL CONTIONS MIN TP MX UNITS t PLH Figures 6 and 8, FF = 4Ω, 3 6 t PHL C L = C L = pf 3 6 t SKEW Figures 6 and 8, FF = 4Ω, C L = C L = pf Figures 6 and 8, MX48, MX48, MX t, t F FF = 4Ω, MX49C/E, MX49C/E C L = C L = pf MX49M, MX49M 3 4 t H Figures 7 and 9, C L = pf, S closed 4 7 t L Figures 7 and 9, C L = pf, S closed 4 7 t L Figures 7 and 9, C L = pf, S closed 4 7 t H Figures 7 and 9, C L = pf, S closed 4 7 Figures 6 and, MX48, MX48, MX487 9 t PLH, t PHL FF = 4Ω, MX49C/E, MX49C/E 9 C L = C L = pf MX49M, MX49M 9 t SK Figures 6 and, FF = 4Ω, C L = C L = pf 3 t L Figures and, C L = pf, S closed t H Figures and, C L = pf, S closed t L Figures and, C L = pf, S closed t H Figures and, C L = pf, S closed f MX. Mbps t SHN MX48 (Note ) 6 Maxim Integrated 3

4 MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers SWITCHING CHCTEISTICS MX48/MX48, MX49/MX49, MX487 (continued) ( = ±%, T = T MIN to T MX, unless otherwise noted.) (Notes, ) PMETE SMOL CONTIONS MIN TP MX UNITS river Enable from Shutdown to Output High (MX48) t H(SHN) Figures 7 and 9, C L = pf, S closed 4 river Enable from Shutdown to Output Low (MX48) t L(SHN) Figures 7 and 9, C L = pf, S closed 4 eceiver Enable from Shutdown to Output High (MX48) t H(SHN) Figures and, C L = pf, S closed, - = 3 eceiver Enable from Shutdown to Output Low (MX48) t L(SHN) Figures and, C L = pf, S closed, - = 3 SWITCHING CHCTEISTICS MX483, MX487/MX488/MX489 ( = ±%, T = T MIN to T MX, unless otherwise noted.) (Notes, ) PMETE SMOL CONTIONS MIN TP MX UNITS river Input to Output t PLH Figures 6 and 8, FF = 4Ω, t PHL C L = C L = pf 8 8 river Output Skew to Output t SKEW Figures 6 and 8, FF = 4Ω, C L = C L = pf 8 river ise or Fall Time t, t F Figures 6 and 8, FF = 4Ω, C L = C L = pf river Enable to Output High t H Figures 7 and 9, C L = pf, S closed river Enable to Output Low t L Figures 7 and 9, C L = pf, S closed river isable Time from Low t L Figures 7 and 9, C L = pf, S closed 3 3 river isable Time from High t H Figures 7 and 9, C L = pf, S closed 3 3 eceiver Input to Output t PLH t PHL Figures 6 and, FF = 4Ω, C L = C L = pf I t PLH - t PHL I ifferential eceiver Skew t SK Figures 6 and, FF = 4Ω, C L = C L = pf eceiver Enable to Output Low t L Figures and, C L = pf, S closed eceiver Enable to Output High t H Figures and, C L = pf, S closed eceiver isable Time from Low t L Figures and, C L = pf, S closed eceiver isable Time from High t H Figures and, C L = pf, S closed Maximum ata ate f MX t PLH, t PHL < % of data period kbps Time to Shutdown t SHN MX483/MX487 (Note ) 6 river Enable from Shutdown to Output High t H(SHN) MX483/MX487, Figures 7 and 9, C L = pf, S closed river Enable from Shutdown to Output Low t L(SHN) MX483/MX487, Figures 7 and 9, C L = pf, S closed eceiver Enable from Shutdown to Output High t H(SHN) MX483/MX487, Figures and, C L = pf, S closed eceiver Enable from Shutdown to Output Low t L(SHN) MX483/MX487, Figures and, C L = pf, S closed 4 Maxim Integrated

5 MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers NOTES FO ELECTICL/SWITCHING CHCTEISTICS Note : ll currents into device pi are positive; all currents out of device pi are negative. ll voltages are referenced to device ground unless otherwise specified. Note : ll typical specificatio are given for = and T = + C. Note 3: Supply current specification is valid for loaded tramitters when E =. Note 4: pplies to peak current. See Typical Operating Characteristics. Note : The MX48/MX483/MX487 are put into shutdown by bringing E high and E low. If the inputs are in this state for less than, the parts are guaranteed not to enter shutdown. If the inputs are in this state for at least 6, the parts are guaranteed to have entered shutdown. See Low-Power Shutdown Mode (MX48/MX483/MX487) section. Typical Operating Characteristics ( =, T = + C, unless otherwise noted.) OUTPUT CUENT (m) OUTPUT LOW OLTGE () OUTPUT CUENT vs. ECEIE OUTPUT LOW OLTGE..... OUTPUT LOW OLTGE () ECEIE OUTPUT LOW OLTGE vs. TEMPETUE TEMPETUE ( C) I = 8m MX48- MX48-4 OUTPUT CUENT (m) OUTPUT CUENT (m) OUTPUT CUENT vs. ECEIE OUTPUT HIGH OLTGE OUTPUT HIGH OLTGE () IE OUTPUT CUENT vs. FFEENTIL OUTPUT OLTGE FFEENTIL OUTPUT OLTGE () MX48- MX48- OUTPUT HIGH OLTGE () FFEENTIL OUTPUT OLTGE () ECEIE OUTPUT HIGH OLTGE vs. TEMPETUE TEMPETUE ( C) I = 8m MX48-3 IE FFEENTIL OUTPUT OLTGE vs. TEMPETUE TEMPETUE ( C) = 4Ω MX48-6 MX48/MX483/MX48/MX487 MX49/MX487 Maxim Integrated

6 MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers MX48/MX483/MX48/MX487 MX49/MX487 Typical Operating Characteristics (continued) ( =, T = + C, unless otherwise noted.) OUTPUT CUENT (m) OUTPUT CUENT vs. IE OUTPUT LOW OLTGE OUTPUT LOW OLTGE () SUPPL CUENT (μ) MX48-7 OUTPUT CUENT (m) MX483/MX487 MX489 SUPPL CUENT vs. TEMPETUE MX483; E =, E = X MX487; E =, E = X MX483/MX487; E = E =, MX488/MX489; E = E = X MX483/MX487; E =, E = TEMPETUE ( C) OUTPUT CUENT vs. IE OUTPUT HIGH OLTGE OUTPUT HIGH OLTGE () MX48- SUPPL CUENT (μ) MX48-8 SUPPL CUENT (μ) MX487 SUPPL CUENT vs. TEMPETUE MX487; E =, E = X MX487; E =, E = X MX48/MX48/MX49/MX49 SUPPL CUENT vs. TEMPETUE MX48/MX48; E =, E = X MX48; E =, E = X, MX48; E = E = MX49/MX49; E = E = X MX48; E =, E = TEMPETUE ( C) TEMPETUE ( C) MX48-3 MX48-6 Maxim Integrated

7 MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers Pin escription MX48/MX483/ MX48/MX487/ MX487 P/SO µmx PIN P/SO MX488/ MX49 µmx MX489/ MX49 P/SO 4 3 NME NME 3 4 E FUNCTION FUNCTION eceiver Output: If > by m, will be high; If < by m, will be low. eceiver Output Enable. is enabled when E is low; is high impedance when E is high. 3 4 E river Output Enable. The driver outputs, and, are enabled by bringing E high. They are high impedance when E is low. If the driver outputs are enabled, the parts function as line drivers. While they are high impedance, they function as line receivers if E is low , 7 GN Ground 7 9 Noninverting river Output 6 8 Inverting river Output 6 8 Noninverting eceiver Input and Noninverting river Output 8 Noninverting eceiver Input 7 Inverting eceiver Input and Inverting river Output 7 Inverting eceiver Input river Input. low on forces output low and output high. Similarly, a high on forces output high and output low Positive Supply: 4.7., 8, 3 N.C. No Connect not internally connected TOP IEW E E E P/SO MX48 MX483 MX48 MX487 MX487 μmx GN GN E E E t 6 GN MX48 MX483 MX48 MX487 MX487 NOTE: PIN LELS N ON TIMING, TEST, N WEFOM GMS EFE TO PINS N WHEN E IS HIGH. TPICL OPETING CICUIT SHOWN WITH P/SO PCKGE. t E E Figure. MX48/MX483/MX48/MX487/MX487 Pin Configuration and Typical Operating Circuit Maxim Integrated 7

8 MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers TOP IEW 8 7 MX488 MX49 GN t 3 4 P/SO MX488 MX GN 4 GN 8 7 t GN μmx NOTE: TPICL OPETING CICUIT SHOWN WITH P/SO PCKGE. Figure. MX488/MX49 Pin Configuration and Typical Operating Circuit TOP IEW N.C. E E GN GN N.C. N.C. NC, 8, 3 E t MX489 MX49 t E P/SO 3 6, 7 E GN GN E Figure 3. MX489/MX49 Pin Configuration and Typical Operating Circuit pplicatio Information The MX48/MX483/MX48/MX487 MX49 and MX487 are low-power traceivers for S-48 and S- 4 communicatio. The MX48, MX48, MX49, MX49, and MX487 can tramit and receive at data rates up to.mbps, while the MX483, MX487, MX488, and MX489 are specified for data rates up to kbps. The MX488 MX49 are full-duplex traceivers while the MX48, MX483, MX48, MX487, and MX487 are half-duplex. In addition, river Enable (E) and eceiver Enable (E) pi are included on the MX48, MX483, MX48, MX487, MX489, MX49, and MX487. When disabled, the driver and receiver outputs are high impedance. MX487/MX487: 8 Traceivers on the us The 48kΩ, / 4 -unit-load receiver input impedance of the MX487 and MX487 allows up to 8 traceivers on a bus, compared to the -unit load (kω input impedance) of standard S-48 drivers (3 traceivers maximum). ny combination of MX487/ MX487 and other S-48 traceivers with a total of 3 unit loads or less can be put on the bus. The MX48/MX483/MX48 and MX488 MX49 have standard kω eceiver Input impedance. 8 Maxim Integrated

9 MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers Test Circuits O OC TEST POINT ECEIE OUTPUT C L pf kω S kω S Figure 4. river C Test Load Figure. eceiver Timing Test Load 3 E I C L FF C L E OUTPUT UNE TEST C L Ω S S Figure 6. river/eceiver Timing Test Circuit Figure 7. river Timing Test Load MX483/MX487/MX488/MX489: educed EMI and eflectio The MX483 and MX487 MX489 are slew-rate limited, minimizing EMI and reducing reflectio caused by improperly terminated cables. Figure shows the driver output waveform and its Fourier analysis of a khz signal tramitted by a MX48, MX48, MX49, MX49, or MX487. High-frequency harmonics with large amplitudes are evident. Figure 3 shows the same information displayed for a MX483, MX487, MX488, or MX489 tramitting under the same conditio. Figure 3 s high-frequency harmonics have much lower amplitudes, and the potential for EMI is significantly reduced. Maxim Integrated 9

10 MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers Switching Waveforms 3. t PLH t PHL. / O 3 E.. O, OL t L(SHN), t L t L.3 OUTPUT NOMLL LOW OL +. FF O - O / O t % FF = () - () 9% 9% t F %, OUTPUT NOMLL HIGH.3 t H(SHN), t H t H OH -. t SKEW = t PLH - t PHL Figure 8. river Propagation elays Figure 9. river Enable and isable Times (except MX488 and MX49) 3 E.. OH OL - I - I. t PHL INPUT OUTPUT t PLH. t L(SHN), t L t L. OUTPUT NOMLL LOW OUTPUT NOMLL HIGH OL +.. OH -. t H(SHN), t H t H Figure. eceiver Propagation elays Figure. eceiver Enable and isable Times (except MX488 and MX49) Function Tables (MX48/MX483/MX48/MX487/MX487) Table. Tramitting Table. eceiving INPUTS OUTPUTS INPUTS OUTPUT E E E E - X > +. X < -. X High- High- Inputs open X High-* High-* X High-* X = on t care High- = High impedance *Shutdown mode for MX48/MX483/MX487 X = on t care High- = High impedance *Shutdown mode for MX48/MX483/MX487 Maxim Integrated

11 MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers d/div d/div Hz khz/div MHz Hz khz/div MHz Figure. river Output Waveform and FFT Plot of MX48/ MX48/MX49/MX49/MX487 Tramitting a khz Signal Low-Power Shutdown Mode (MX48/MX483/MX487) low-power shutdown mode is initiated by bringing both E high and E low. The devices will not shut down unless both the driver and receiver are disabled. In shutdown, the devices typically draw only.µ of supply current. E and E may be driven simultaneously; the parts are guaranteed not to enter shutdown if E is high and E is low for less than. If the inputs are in this state for at least 6, the parts are guaranteed to enter shutdown. For the MX48, MX483, and MX487, the th and tl enable times assume the part was not in the lowpower shutdown state (the MX48/MX488 MX49 and MX487 can not be shut down). The th(shn) and tl(shn) enable times assume the parts were shut down (see Electrical Characteristics). It takes the drivers and receivers longer to become enabled from the low-power shutdown state (th(shn), tl(shn)) than from the operating mode (th, tl). (The parts are in operating mode if the E, E inputs equal a logical, or, or,.) Figure 3. river Output Waveform and FFT Plot of MX483/ MX487 MX489 Tramitting a khz Signal river Output Protection Excessive output current and power dissipation caused by faults or by bus contention are prevented by two mechanisms. foldback current limit on the output stage provides immediate protection agait short circuits over the whole common-mode voltage range (see Typical Operating Characteristics). In addition, a thermal shutdown circuit forces the driver outputs into a high-impedance state if the die temperature rises excessively. Propagation elay Many digital encoding schemes depend on the difference between the driver and receiver propagation delay times. Typical propagation delays are shown in Figures 8 using Figure 4 s test circuit. The difference in receiver delay times, t PLH - t PHL, is typically under 3 for the MX48, MX48, MX49, MX49, and MX487 and is typically less than for the MX483 and MX487 MX489. The driver skew times are typically ( max) for the MX48, MX48, MX49, MX49, and MX487, and are typically (8 max) for the MX483 and MX487 MX489. Maxim Integrated

12 MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers pf TTL IN t, t F < 6 = 4Ω ECEIE OUT pf Figure 4. eceiver Propagation elay Test Circuit m/div = T = + C m/div = T = + C /div /div /div Figure. MX48/MX48/MX49/MX49/MX487 eceiver t PHL /div Figure 6. MX48/MX48/MX49/MX49/MX487 eceiver t PLH m/div = T = + C m/div = T = + C /div /div 4/div Figure 7. MX483, MX487 MX489 eceiver t PHL 4/div Figure 8. MX483, MX487 MX489 eceiver t PLH Maxim Integrated

13 MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers Line Length vs. ata ate The S-48/S-4 standard covers line lengths up to 4 feet. For line lengths greater than 4 feet, see Figure 3. Figures 9 and show the system differential voltage for the parts driving 4 feet of 6WG twisted-pair wire at khz into Ω loads. Typical pplicatio The MX48, MX483, MX48, MX487 MX49, and MX487 traceivers are designed for bidirectional data communicatio on multipoint bus tramission lines. Figures and show typical network applicatio circuits. These parts can also be used as line repeaters, with cable lengths longer than 4 feet, as shown in Figure 3. To minimize reflectio, the line should be terminated at both ends in its characteristic impedance, and stub lengths off the main line should be kept as short as possible. The slew-rate-limited MX483 and MX487 MX489 are more tolerant of imperfect termination μs/div μs/div Figure 9. MX48/MX48/MX49/MX49/MX487 System ifferential oltage at khz riving 4ft of Cable Figure. MX483, MX487 MX489 System ifferential oltage at khz riving 4ft of Cable E Ω Ω E E E MX48 MX483 MX48 MX487 MX487 E E E E Figure. MX48/MX483/MX48/MX487/MX487 Typical Half-uplex S-48 Network Maxim Integrated 3

14 MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers E E Ω Ω Ω Ω E E MX488 MX49 E E E E NOTE: E N E ON MX489/MX49 ONL. Figure. MX488 MX49 Full-uplex S-48 Network MX488 MX49 Isolated S-48 For isolated S-48 applicatio, see the MX3 and MX48 data sheets. E E Ω T IN Ω T OUT NOTE: E N E ON MX489/MX49 ONL. Figure 3. Line epeater for MX488 MX49 4 Maxim Integrated

15 MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers Ordering Information Ordering Information (continued) PT TEMP NGE PIN-PCKGE PT TEMP NGE PIN-PCKGE MX48CP 8 Plastic P MX49CP 8 Plastic P MX48CS MX49CS MX48CU 8 µmx MX49CU 8 µmx MX48C/ MX48EP MX48ES MX48MJ MX483CP MX483CS MX483CU MX483C/ MX483EP MX483ES MX483MJ MX48CP MX48CS MX48CU MX48C/ MX48EP MX48ES MX48MJ MX487CP MX487CS -4 C to +8 C -4 C to +8 C - C to + C -4 C to +8 C -4 C to +8 C - C to + C -4 C to +8 C -4 C to +8 C - C to + C ice* 8 Plastic P 8 CEP 8 Plastic P 8 µmx ice* 8 Plastic P 8 CEP 8 Plastic P 8 µmx ice* 8 Plastic P 8 CEP 8 Plastic P MX49C/ MX49EP -4 C to +8 C MX49ES -4 C to +8 C MX49MJ - C to + C MX49CP MX49CS MX49C/ MX49EP -4 C to +8 C MX49ES -4 C to +8 C MX49MJ - C to + C MX49MS/P - C to + C MX49MS/P-T - C to + C MX487CP MX487CS MX487CU MX487C/ MX487EP -4 C to +8 C MX487ES -4 C to +8 C MX487MJ - C to + C *Contact factory for dice specificatio. ice* 8 Plastic P 8 CEP 4 Plastic P 4 SO ice* 4 Plastic P 4 SO 4 CEP 4 CEP 4 CEP 8 Plastic P 8 µmx ice* 8 Plastic P 8 CEP MX487CU 8 µmx MX487C/ ice* MX487EP -4 C to +8 C 8 Plastic P MX487ES -4 C to +8 C MX487MJ - C to + C 8 CEP MX488CP 8 Plastic P MX488CS MX488CU 8 µmx MX488C/ ice* MX488EP -4 C to +8 C 8 Plastic P MX488ES -4 C to +8 C MX488MJ - C to + C 8 CEP MX489CP 4 Plastic P MX489CS 4 SO MX489C/ ice* MX489EP -4 C to +8 C 4 Plastic P MX489ES -4 C to +8 C 4 SO MX489MJ - C to + C 4 CEP Maxim Integrated

16 MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers Package Information For the latest package outline information and land patter, go to Note that a +, #, or - in the package code indicates ohs status only. Package drawings may show a different suffix character, but the drawing pertai to the package regardless of ohs status. PCKGE TPE PCKGE COE OUTLINE NO. LN PTTEN NO. 8 PP P S MX U CEP J PP P SO S CEP J Maxim Integrated

17 MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers evision History EISION NUME EISION TE ESCIPTION PGES CHNGE /93 Initial release. 9 9/9 Changed column name in Selection Table to Number of eceivers on us. 9/4 dded MX49MS/P and MX49MS/P-T to data sheet. Updated bsolute Maximum atings., Maxim Integrated cannot assume respoibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licees are implied. Maxim Integrated reserves the right to change the circuitry and specificatio without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance. Maxim Integrated 6 io obles, San Jose, C 934 US Maxim Integrated Products, Inc. Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.

Selection Table RECEIVER/ DRIVER ENABLE LOW-POWER SHUTDOWN. Yes Yes No Yes No No No No No. Yes Yes Yes Yes No Yes No Yes Yes

Selection Table RECEIVER/ DRIVER ENABLE LOW-POWER SHUTDOWN. Yes Yes No Yes No No No No No. Yes Yes Yes Yes No Yes No Yes Yes 9-22; ev ; /3 Low-Power, Slew-ate-Limited S-45/S-422 Traceivers General escription The MX4, MX43, MX45, MX47 MX49, and MX47 are low-power traceivers for S-45 and S- 422 communication. Each part contai

More information

Data Sheet April 28, 2006. Features TABLE 1. SUMMARY OF FEATURES. DATA RATE (Mbps) ISL4489E Full Yes 256 0.25 Yes Yes 140 14

Data Sheet April 28, 2006. Features TABLE 1. SUMMARY OF FEATURES. DATA RATE (Mbps) ISL4489E Full Yes 256 0.25 Yes Yes 140 14 ISL89E, ISL9E ata Sheet pril 8, 6 FN67. ±kv ES Protected, /8 Unit Load, V, Low Power, High Speed and Slew ate Limited, Full uplex, S-8/S- Transceivers The ISL89E, ISL9E are ES protected, fractional unit

More information

3.3 V, ±15 kv ESD-Protected, Half- and Full-Duplex, RS-485/RS-422 Transceivers

3.3 V, ±15 kv ESD-Protected, Half- and Full-Duplex, RS-485/RS-422 Transceivers 3.3 V, ±15 kv ES-Protected, Half- and Full-uplex, S-485/S-422 Transceivers M37E/M371E/M372E/M373E/M374E/M375E/M376E/M377E/M378E FETUES TI/EI S-485/S-422 compliant ±15 kv ES protection on S-485 input/output

More information

LTC1487 Ultra-Low Power RS485 with Low EMI, Shutdown and High Input Impedance DESCRIPTIO

LTC1487 Ultra-Low Power RS485 with Low EMI, Shutdown and High Input Impedance DESCRIPTIO ltra-low Power S485 with Low EMI, Shutdown and High Input Impedance FETES High Input Impedance: p to 256 Transceivers on the us Low Power: I CC = 12µ Max with Driver Disabled I CC = 2µ Max with Driver

More information

5 V Low Power EIA RS-485 Transceiver ADM1485

5 V Low Power EIA RS-485 Transceiver ADM1485 a FETUES Meets EI S-85 Standard 3 Mbps Data ate Single 5 V Supply 7 V to +2 V us Common-Mode ange High Speed, Low Power icmos Thermal Shutdown Protection Short-Circuit Protection Driver Propagation Delay:

More information

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch) High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch) DG2301 ishay Siliconix DESCRIPTION The DG2301 is a high-speed, 1-bit, low power, TTLcompatible bus switch. Using sub-micron CMOS technology,

More information

+1.0V Micropower SOT23 Comparators

+1.0V Micropower SOT23 Comparators 19-1808; Rev 1; 1/07 +1.0V Micropower SOT23 Comparators General Description The micropower comparators are optimized for single-cell systems, and are fully specified for operation from a single supply

More information

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch with Level-Shifter) DG2302 DESCRIPTION The DG2302 is a high-speed, 1-bit, low power, TTLcompatible bus switch. Using sub-micron CMOS technology,

More information

Order code Temperature range Package Packaging

Order code Temperature range Package Packaging ST485B ST485C Low power RS-485/RS-422 transceiver Features Low quiescent current: 300 µa Designed for RS-485 interface application - 7 V to 12 V common mode input voltage range Driver maintains high impedance

More information

V CC TOP VIEW. f SSO = 20MHz to 134MHz (DITHERED)

V CC TOP VIEW. f SSO = 20MHz to 134MHz (DITHERED) 19-013; Rev 1; 10/11 0MHz to 13MHz Spread-Spectrum General Description The is a spread-spectrum clock modulator IC that reduces EMI in high clock-frequency-based, digital electronic equipment. Using an

More information

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook. 1997 Jun 30

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook. 1997 Jun 30 INTEGRATED CIRCUITS IC24 Data Handbook 1997 Jun 30 FEATURES Wide supply voltage range of 1.2 V to 3.6 V In accordance with JEDEC standard no. 8-1A Inputs accept voltages up to 5.5 V CMOS low power consumption

More information

MAX14760/MAX14762/MAX14764 Above- and Below-the-Rails Low-Leakage Analog Switches

MAX14760/MAX14762/MAX14764 Above- and Below-the-Rails Low-Leakage Analog Switches 19-652; Rev 1; 8/12 EVALUATION KIT AVAILABLE MAX1476// General Description The MAX1476// analog switches are capable of passing bipolar signals that are beyond their supply rails. These devices operate

More information

High-Speed, Low-Power, 3V/5V, Rail-to-Rail, Single-Supply Comparators MAX941/MAX942/ MAX944. General Description. Features. Ordering Information

High-Speed, Low-Power, 3V/5V, Rail-to-Rail, Single-Supply Comparators MAX941/MAX942/ MAX944. General Description. Features. Ordering Information General Description The MAX941/MAX94/ are single/dual/quad highspeed comparators optimized for systems powered from a 3V or 5V supply. These devices combine high speed, low power, and rail-to-rail inputs.

More information

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches 19-2418; Rev ; 4/2 Quad, Rail-to-Rail, Fault-Protected, General Description The are quad, single-pole/single-throw (SPST), fault-protected analog switches. They are pin compatible with the industry-standard

More information

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function. Rev. 02 3 September 2007 Product data sheet 1. General description The provides a 3-input EXCLUSIVE-OR function. The input can be driven from either 3.3 or 5 V devices. This feature allows the use of these

More information

CD4013BC Dual D-Type Flip-Flop

CD4013BC Dual D-Type Flip-Flop Dual D-Type Flip-Flop General Description The CD4013B dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit cotructed with N- and P-channel enhancement mode traistors. Each

More information

DS1220Y 16k Nonvolatile SRAM

DS1220Y 16k Nonvolatile SRAM 19-5579; Rev 10/10 NOT RECOENDED FOR NEW DESIGNS 16k Nonvolatile SRAM www.maxim-ic.com FEATURES 10 years minimum data retention in the absence of external power Data is automatically protected during power

More information

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate General Description The CD4001BC and CD4011BC quad gates are monolithic complementary MOS (CMOS) integrated circuits cotructed

More information

Improved, 16-Channel/Dual 8-Channel, CMOS Analog Multiplexers

Improved, 16-Channel/Dual 8-Channel, CMOS Analog Multiplexers 9-4729; Rev 6; 3/ Improved, 6-Channel/ual 8-Channel, General escription Maxim s redesigned G46 and G47 CMOS analog multiplexers now feature guaranteed matching between channels (8Ω, max) and flatness over

More information

AN-960 APPLICATION NOTE

AN-960 APPLICATION NOTE N-960 PPLICTION NOTE One Technology Way P.O. ox 9106 Norwood, M 02062-9106, U.S.. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com S-485/S-422 Circuit Implementation Guide by Hein Marais INTUCTION Industrial

More information

74F181 4-Bit Arithmetic Logic Unit

74F181 4-Bit Arithmetic Logic Unit 4-Bit Arithmetic Logic Unit General Description The 74F181 is a 4-bit Arithmetic logic Unit (ALU) which can perform all the possible 16 logic operatio on two variables and a variety of arithmetic operatio.

More information

Dual High-Speed 1.5A MOSFET Drivers

Dual High-Speed 1.5A MOSFET Drivers 19-132; Rev 2; 6/6 Dual High-Speed 1.A MOSFE Drivers General Description he are dual monolithic MOSFE drivers designed to tralate L/CMOS inputs to high voltage/current outputs. he MAX4426 is a dual inverting

More information

MAX14759/MAX14761/MAX14763 Above- and Below-the-Rails Low On-Resistance Analog Switches

MAX14759/MAX14761/MAX14763 Above- and Below-the-Rails Low On-Resistance Analog Switches 19-651; Rev ; 9/11 /MX14761/ General Description The /MX14761/ analog switches are capable of passing bipolar signals that are beyond their supply rails. These devices operate from a single +3.V to +5.5V

More information

DM74LS151 1-of-8 Line Data Selector/Multiplexer

DM74LS151 1-of-8 Line Data Selector/Multiplexer 1-of-8 Line Data Selector/Multiplexer General Description This data selector/multiplexer contains full on-chip decoding to select the desired data source. The DM74LS151 selects one-of-eight data sources.

More information

Obsolete Product(s) - Obsolete Product(s)

Obsolete Product(s) - Obsolete Product(s) SYNCHRONOUS PROGRAMMABLE 4-BIT BINARY COUNTER WITH ASYNCHRONOUS CLEAR INTERNAL LOOK-AHEAD FOR FAST COUNTING CARRY OUTPUT FOR CASCADING SYNCHRONOUSLY PROGRAMMABLE LOW-POWER TTL COMPATIBILITY STANDARDIZED

More information

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches General Description The CD4043BC are quad cross-couple 3-STATE CMOS NOR latches, and the CD4044BC are quad cross-couple 3- STATE

More information

Microprocessor Supervisory Circuits

Microprocessor Supervisory Circuits 19-4333; Rev 4; 12/05 Microprocessor Supervisory Circuits General Description The reduce the complexity and number of components required for power-supply monitoring and battery-control functions in microprocessor

More information

SP490/491 Full Duplex RS-485 Transceivers

SP490/491 Full Duplex RS-485 Transceivers SP490/491 Full Duplex RS-485 Transceivers FEATURES +5V Only Low Power BiCMOS Driver/Receiver Enable (SP491) RS-485 and RS-422 Drivers/Receivers Pin Compatible with LTC490 and SN75179 (SP490) Pin Compatible

More information

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop Dual D-Type Positive Edge-Triggered Flip-Flop General Description The F74 is a dual D-type flip-flop with Direct Clear and Set inputs and complementary (Q, Q) outputs. Information at the input is traferred

More information

+5 V Powered RS-232/RS-422 Transceiver AD7306

+5 V Powered RS-232/RS-422 Transceiver AD7306 a FEATURES RS- and RS- on One Chip Single + V Supply. F Capacitors Short Circuit Protection Excellent Noise Immunity Low Power BiCMOS Technology High Speed, Low Skew RS- Operation C to + C Operations APPLICATIONS

More information

1-800-831-4242

1-800-831-4242 Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. DM74LS161A DM74LS163A Synchronous 4-Bit Binary Counters General Description

More information

MM74HC14 Hex Inverting Schmitt Trigger

MM74HC14 Hex Inverting Schmitt Trigger MM74HC14 Hex Inverting Schmitt Trigger General Description The MM74HC14 utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as

More information

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State) INTEGRATED CIRCUITS Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State) 1995 Mar 31 IC15 Data Handbook Philips Semiconductors Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

More information

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop Hex D-Type Flip-Flop Quad D-Type Flip-Flop General Description The CD40174BC consists of six positive-edge triggered D- type flip-flops; the true outputs from each flip-flop are externally available. The

More information

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer General Description The MM74C150 and MM82C19 multiplex 16 digital lines to 1 output. A 4-bit address code determines

More information

DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers

DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers Dual 1-of-4 Line Data Selectors/Multiplexers General Description Each of these data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection

More information

74AC191 Up/Down Counter with Preset and Ripple Clock

74AC191 Up/Down Counter with Preset and Ripple Clock 74AC191 Up/Down Counter with Preset and Ripple Clock General Description The AC191 is a reversible modulo 16 binary counter. It features synchronous counting and asynchronous presetting. The preset feature

More information

Quad 2-input NAND Schmitt trigger

Quad 2-input NAND Schmitt trigger Rev. 9 15 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Applications The is a quad two-input NAND gate. Each input has a Schmitt trigger circuit. The gate switches

More information

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET DATASHEET 1 TO 4 CLOCK BUFFER ICS551 Description The ICS551 is a low cost, high-speed single input to four output clock buffer. Part of IDT s ClockBlocks TM family, this is our lowest cost, small clock

More information

The 74LVC1G11 provides a single 3-input AND gate.

The 74LVC1G11 provides a single 3-input AND gate. Rev. 8 17 September 2015 Product data sheet 1. General description The provides a single 3-input AND gate. The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this

More information

HCF4070B QUAD EXCLUSIVE OR GATE

HCF4070B QUAD EXCLUSIVE OR GATE QUAD EXCLUSIE OR GATE MEDIUM-SPEED OPERATION t PHL = t PLH = 70ns (Typ.) at CL = 50 pf and DD = 10 QUIESCENT CURRENT SPECIFIED UP TO 20 5, 10 AND 15 PARAMETRIC RATINGS INPUT LEAKAGE CURRENT I I = 100nA

More information

CD4511BC BCD-to-7 Segment Latch/Decoder/Driver

CD4511BC BCD-to-7 Segment Latch/Decoder/Driver CD4511BC BCD-to-7 Segment Latch/Decoder/Driver General Description The CD4511BC BCD-to-seven segment latch/decoder/ driver is cotructed with complementary MOS (CMOS) enhancement mode devices and NPN bipolar

More information

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register 74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register General Description The 74F675A contai a 16-bit serial in/serial out shift register and a 16-bit parallel out storage register. Separate serial

More information

CA723, CA723C. Voltage Regulators Adjustable from 2V to 37V at Output Currents Up to 150mA without External Pass Transistors. Features.

CA723, CA723C. Voltage Regulators Adjustable from 2V to 37V at Output Currents Up to 150mA without External Pass Transistors. Features. CA73, CA73C Data Sheet April 1999 File Number 788. Voltage Regulators Adjustable from V to 37V at Output Currents Up to 1mA without External Pass Transistors The CA73 and CA73C are silicon monolithic integrated

More information

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate Rev. 6 10 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a quad 2-input NAND gate. The outputs are fully buffered for the highest noise

More information

Isolated RS485 Interface. Features

Isolated RS485 Interface. Features Isolated RS485 Interface Functional Diagram DE D R RE IL485 ISODE A B Features 3.3 Input Supply Compatible 2500 RMS Isolation (1 min.) 25 ns Maximum Propagation Delay 35 Mbps Data Rate 1 ns Pulse Skew

More information

DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers

DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers September 1986 Revised April 2000 DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers General Description These data selectors/multiplexers contain inverters and drivers to supply full

More information

MM74C74 Dual D-Type Flip-Flop

MM74C74 Dual D-Type Flip-Flop Dual D-Type Flip-Flop General Description The MM74C74 dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit cotructed with N- and P-channel enhancement traistors. Each flip-flop

More information

74HC374. Octal 3 State Non Inverting D Flip Flop. High Performance Silicon Gate CMOS

74HC374. Octal 3 State Non Inverting D Flip Flop. High Performance Silicon Gate CMOS 7H37 Octal 3 State Non Inverting Flip Flop High Performance Silicon Gate MOS The 7H37 is identical in pinout to the LS37. The device inputs are compatible with standard MOS outputs; with pullup resistors,

More information

74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs

74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs 74HC574 Octal D-Type Flip-Flop with 3-STATE Outputs General Description Ordering Code: March 1993 Revised May 2005 The HC574 is an advanced high speed CMOS octal flipflop with 3-STATE output fabricated

More information

MC14175B/D. Quad Type D Flip-Flop

MC14175B/D. Quad Type D Flip-Flop Quad Type D Flip-Flop The MC475B quad type D flipflop is cotructed with MOS Pchannel and Nchannel enhancement mode devices in a single monolithic structure. Each of the four flipflops is positiveedge triggered

More information

High-Side, N-Channel MOSFET Switch Driver MAX1614. General Description. Features. Ordering Information. Applications. Typical Operating Circuit

High-Side, N-Channel MOSFET Switch Driver MAX1614. General Description. Features. Ordering Information. Applications. Typical Operating Circuit 9-76; Rev ; 2/96 High-Side, -Channel MOSFET General Description The drives high-side, -channel power MOSFETs to provide battery power-switching functions in portable equipment. -channel power MOSFETs typically

More information

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The is specified in compliance

More information

MC10SX1190. Fibre Channel Coaxial Cable Driver and Loop Resiliency Circuit

MC10SX1190. Fibre Channel Coaxial Cable Driver and Loop Resiliency Circuit Fibre Channel Coaxial Cable Driver and Loop Resiliency Circuit Description The MC10SX1190 is a differential receiver, differential transmitter specifically designed to drive coaxial cables. It incorporates

More information

MC14008B. 4-Bit Full Adder

MC14008B. 4-Bit Full Adder 4-Bit Full Adder The MC4008B 4bit full adder is constructed with MOS PChannel and NChannel enhancement mode devices in a single monolithic structure. This device consists of four full adders with fast

More information

54157 DM54157 DM74157 Quad 2-Line to 1-Line Data Selectors Multiplexers

54157 DM54157 DM74157 Quad 2-Line to 1-Line Data Selectors Multiplexers 54157 DM54157 DM74157 Quad 2-Line to 1-Line Data Selectors Multiplexers General Description These data selectors multiplexers contain inverters and drivers to supply full on-chip data selection to the

More information

74HCU04. 1. General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

74HCU04. 1. General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter Rev. 7 8 December 2015 Product data sheet 1. General description The is a hex unbuffered inverter. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to

More information

HCF4056B BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION

HCF4056B BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION QUIESCENT CURRENT SPECIF. UP TO 20V OPERATION OF LIQUID CRYSTALS WITH CMOS CIRCUITS PROVIDES ULTRA LOW POWER DISPLAY. EQUIVALENT AC OUTPUT DRIVE

More information

74AC138 74ACT138 1-of-8 Decoder/Demultiplexer

74AC138 74ACT138 1-of-8 Decoder/Demultiplexer 1-of-8 Decoder/Demultiplexer General Description The AC/ACT138 is a high-speed 1-of-8 decoder/demultiplexer. This device is ideally suited for high-speed bipolar memory chip select address decoding. The

More information

MADR-009190-0001TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.

MADR-009190-0001TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features. Features High Voltage CMOS Technology Four Channel Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost Lead-Free SOIC-16 Plastic Package Halogen-Free Green Mold Compound

More information

MADR-009443-0001TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators. Functional Schematic. Features. Description. Pin Configuration 2

MADR-009443-0001TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators. Functional Schematic. Features. Description. Pin Configuration 2 Features Functional Schematic High Voltage CMOS Technology Four Channel Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost 4x4 mm, 20-lead PQFN Package 100% Matte

More information

INTEGRATED CIRCUITS DATA SHEET. 74HC08; 74HCT08 Quad 2-input AND gate. Product specification Supersedes data of 1990 Dec 01.

INTEGRATED CIRCUITS DATA SHEET. 74HC08; 74HCT08 Quad 2-input AND gate. Product specification Supersedes data of 1990 Dec 01. INTEGRTED CIRCUITS DT SHEET Supersedes data of 1990 Dec 01 2003 Jul 25 FETURES Complies with JEDEC standard no. 8-1 ESD protection: HBM EI/JESD22-114- exceeds 2000 V MM EI/JESD22-115- exceeds 200 V. Specified

More information

MADR-009269-0001TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.

MADR-009269-0001TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features. Features High Voltage CMOS Technology Complementary Outputs Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost Plastic SOIC-8 Package 100% Matte Tin Plating over

More information

The 74LVC1G04 provides one inverting buffer.

The 74LVC1G04 provides one inverting buffer. Rev. 12 6 ugust 2012 Product data sheet 1. General description The provides one inverting buffer. Input can be driven from either 3.3 V or 5 V devices. These features allow the use of these devices in

More information

INTEGRATED CIRCUITS. 74F74 Dual D-type flip-flop. Product specification Supercedes data of 1990 Oct 23 IC15 Data Handbook.

INTEGRATED CIRCUITS. 74F74 Dual D-type flip-flop. Product specification Supercedes data of 1990 Oct 23 IC15 Data Handbook. INTEGRATED CIRCUITS Supercedes data of 1990 Oct 23 IC15 Data Handbook 1996 Mar 12 FEATURE Industrial temperature range available ( 40 C to +85 C) DESCRIPTION The is a dual positive edge-triggered D-type

More information

Low-Cost, Micropower, SC70/SOT23-8, Microphone Preamplifiers with Complete Shutdown

Low-Cost, Micropower, SC70/SOT23-8, Microphone Preamplifiers with Complete Shutdown 9-9; Rev ; 4/ Low-Cost, Micropower, SC7/SOT23-8, Microphone General Description The are micropower op amps optimized for use as microphone preamplifiers. They provide the ideal combination of an optimized

More information

HCF4081B QUAD 2 INPUT AND GATE

HCF4081B QUAD 2 INPUT AND GATE QUAD 2 INPUT AND GATE MEDIUM SPEED OPERATION : t PD = 60ns (Typ.) at 10 QUIESCENT CURRENT SPECIFIED UP TO 20 5, 10 AND 15 PARAMETRIC RATINGS INPUT LEAKAGE CURRENT I I = 100nA (MAX) AT DD = 18 T A = 25

More information

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset October 1987 Revised March 2002 CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset General Description The CD4027BC dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits

More information

1-of-4 decoder/demultiplexer

1-of-4 decoder/demultiplexer Rev. 6 1 April 2016 Product data sheet 1. General description 2. Features and benefits 3. Applications The contains two 1-of-4 decoders/demultiplexers. Each has two address inputs (na0 and na1, an active

More information

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate General Description The CD4001BC and CD4011BC quad gates are monolithic complementary MOS (CMOS) integrated

More information

DM74157 Quad 2-Line to 1-Line Data Selectors/Multiplexers

DM74157 Quad 2-Line to 1-Line Data Selectors/Multiplexers DM74157 Quad 2-Line to 1-Line Data Selectors/Multiplexers General Description These data selectors/multiplexers contain inverters and drivers to supply full on-chip data selection to the four out-put gates.

More information

3-to-8 line decoder, demultiplexer with address latches

3-to-8 line decoder, demultiplexer with address latches Rev. 7 29 January 2016 Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The is specified in compliance with JEDEC

More information

54LS113 Dual JK Edge-Triggered Flip-Flop

54LS113 Dual JK Edge-Triggered Flip-Flop 54LS113 Dual JK Edge-Triggered Flip-Flop General Description The 54LS113 offers individual J K Set and Clock inputs When the clock goes HIGH the inputs are enabled and data may be entered The logic level

More information

Quad 2-Line to 1-Line Data Selectors Multiplexers

Quad 2-Line to 1-Line Data Selectors Multiplexers 54LS157 DM54LS157 DM74LS157 54LS158 DM54LS158 DM74LS158 Quad 2-Line to 1-Line Data Selectors Multiplexers General Description These data selectors multiplexers contain inverters and drivers to supply full

More information

Low-power configurable multiple function gate

Low-power configurable multiple function gate Rev. 7 10 September 2014 Product data sheet 1. General description The provides configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the

More information

Triple single-pole double-throw analog switch

Triple single-pole double-throw analog switch Rev. 12 25 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is a triple single-pole double-throw (SPDT) analog switch, suitable

More information

PIN CONFIGURATION FEATURES ORDERING INFORMATION ABSOLUTE MAXIMUM RATINGS. D, F, N Packages

PIN CONFIGURATION FEATURES ORDERING INFORMATION ABSOLUTE MAXIMUM RATINGS. D, F, N Packages DESCRIPTION The µa71 is a high performance operational amplifier with high open-loop gain, internal compensation, high common mode range and exceptional temperature stability. The µa71 is short-circuit-protected

More information

ICL232. +5V Powered, Dual RS-232 Transmitter/Receiver. Description. Features. Ordering Information. Applications. Functional Diagram.

ICL232. +5V Powered, Dual RS-232 Transmitter/Receiver. Description. Features. Ordering Information. Applications. Functional Diagram. ICL August V Powered, Dual RS Transmitter/Receiver Features Meets All RSC and V. Specifications Requires Only Single V Power Supply Onboard Voltage Doubler/Inverter Low Power Consumption Drivers ±V Output

More information

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control August 1986 Revised February 1999 DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control General Description The DM74LS191 circuit is a synchronous, reversible, up/ down counter. Synchronous operation

More information

DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs

DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs General Description This device contains two independent positive-edge-triggered D-type flip-flops with

More information

74HC02; 74HCT02. 1. General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

74HC02; 74HCT02. 1. General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate Rev. 5 26 November 2015 Product data sheet 1. General description 2. Features and benefits The is a quad 2-input NOR gate. Inputs include clamp diodes. This enables the use of current limiting resistors

More information

DS1220Y 16k Nonvolatile SRAM

DS1220Y 16k Nonvolatile SRAM Not Recommended for New Design DS122Y 16k Nonvolatile SRAM www.maxim-ic.com FEATURES years minimum data retention in the absence of external power Data is automatically protected during power loss Directly

More information

TL074 TL074A - TL074B

TL074 TL074A - TL074B A B LOW NOISE JFET QUAD OPERATIONAL AMPLIFIERS WIDE COMMONMODE (UP TO V + CC ) AND DIFFERENTIAL VOLTAGE RANGE LOW INPUT BIAS AND OFFSET CURRENT LOW NOISE e n = 15nV/ Hz (typ) OUTPUT SHORTCIRCUIT PROTECTION

More information

High-Speed, 5 V, 0.1 F CMOS RS-232 Driver/Receivers ADM202/ADM203

High-Speed, 5 V, 0.1 F CMOS RS-232 Driver/Receivers ADM202/ADM203 a FEATURES kb Transmission Rate ADM: Small (. F) Charge Pump Capacitors ADM3: No External Capacitors Required Single V Power Supply Meets EIA-3-E and V. Specifications Two Drivers and Two Receivers On-Board

More information

ABRIDGED DATA SHEET EVALUATION KIT AVAILABLE

ABRIDGED DATA SHEET EVALUATION KIT AVAILABLE EVALUATION KIT AVAILABLE General Description DeepCoverM embedded security solutions cloak sensitive data under multiple layers of advanced physical security to provide the most secure key storage possible.

More information

5485 DM5485 DM7485 4-Bit Magnitude Comparators

5485 DM5485 DM7485 4-Bit Magnitude Comparators 5485 DM5485 DM7485 4-Bit Magnitude Comparators General Description These 4-bit magnitude comparators perform comparison of straight binary or BCD codes Three fully-decoded decisions about two 4-bit words

More information

www.jameco.com 1-800-831-4242

www.jameco.com 1-800-831-4242 Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. LF411 Low Offset, Low Drift JFET Input Operational Amplifier General Description

More information

CD4013BC Dual D-Type Flip-Flop

CD4013BC Dual D-Type Flip-Flop CD4013BC Dual D-Type Flip-Flop General Description The CD4013B dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors.

More information

Spread-Spectrum Crystal Multiplier DS1080L. Features

Spread-Spectrum Crystal Multiplier DS1080L. Features Rev 1; 3/0 Spread-Spectrum Crystal Multiplier General Description The is a low-jitter, crystal-based clock generator with an integrated phase-locked loop (PLL) to generate spread-spectrum clock outputs

More information

NC7SV86 TinyLogic ULP-A 2-Input Exclusive-OR Gate

NC7SV86 TinyLogic ULP-A 2-Input Exclusive-OR Gate TinyLogic ULP-A 2-Input Exclusive-OR Gate General Description The NC7SV86 is a single 2-Input Exclusive-OR Gate from Fairchild s Ultra Low Power-A (ULP-A) Series of TinyLogic. ULP-A is ideal for applications

More information

Hex buffer with open-drain outputs

Hex buffer with open-drain outputs Rev. 5 27 October 20 Product data sheet. General description The provides six non-inverting buffers. The outputs are open-drain and can be connected to other open-drain outputs to implement active-low

More information

74HC32; 74HCT32. 1. General description. 2. Features and benefits. Quad 2-input OR gate

74HC32; 74HCT32. 1. General description. 2. Features and benefits. Quad 2-input OR gate Rev. 5 4 September 202 Product data sheet. General description The is a quad 2-input OR gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages

More information

74HC595; 74HCT595. 1. General description. 2. Features and benefits. 3. Applications

74HC595; 74HCT595. 1. General description. 2. Features and benefits. 3. Applications 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state Rev. 7 26 January 2015 Product data sheet 1. General description The are high-speed Si-gate CMOS devices and are pin

More information

HEF4541B. 1. General description. 2. Features and benefits. 3. Ordering information. Programmable timer

HEF4541B. 1. General description. 2. Features and benefits. 3. Ordering information. Programmable timer Rev. 5 15 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a programmable timer which consists of a 16-stage binary counter, an integrated

More information

CD4042BM CD4042BC Quad Clocked D Latch

CD4042BM CD4042BC Quad Clocked D Latch CD4042BM CD4042BC Quad Clocked D Latch General Description The CD4042BM CD4042BC quad clocked D latch is a monolithic complementary MOS (CMOS) integrated circuit constructed with P- and N-channel enhancement

More information

74LVC1G74. 1. General description. 2. Features and benefits. Single D-type flip-flop with set and reset; positive edge trigger

74LVC1G74. 1. General description. 2. Features and benefits. Single D-type flip-flop with set and reset; positive edge trigger Rev. 12 2 pril 2013 Product data sheet 1. General description The is a single positive edge triggered -type flip-flop with individual data () inputs, clock (P) inputs, set (S) and reset (R) inputs, and

More information

Bus buffer/line driver; 3-state

Bus buffer/line driver; 3-state Rev. 11 2 July 2012 Product data sheet 1. General description The provides one non-inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input (OE). HIGH-level

More information

Universal Input Switchmode Controller

Universal Input Switchmode Controller End of Life. Last Available Purchase Date is 31-Dec-2014 Si9120 Universal Input Switchmode Controller FEATURES 10- to 450-V Input Range Current-Mode Control 125-mA Output Drive Internal Start-Up Circuit

More information

PI3USB102. USB 2.0 High-Speed (480 Mbps) Signal Switch Targeted for Battery Powered Applications. Features. Description. Application.

PI3USB102. USB 2.0 High-Speed (480 Mbps) Signal Switch Targeted for Battery Powered Applications. Features. Description. Application. Features USB 2.0 compliant (high speed and full speed) R ON is 4.0Ω typical @ V DD = 3.0V Low bit-to-bit skew Low Crosstalk: 33dB @ 480 Mbps Off Isolation: 40dB @ 480 Mbps Near-Zero propagation delay:

More information

DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs

DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits

More information