2B1459 System-on-Chip Applications (5CU/7.5ECTS) Course Number for Graduate Students (2B5476, 4CU)



Similar documents
EEM870 Embedded System and Experiment Lecture 1: SoC Design Overview

Academic Course Description

Intel Labs at ISSCC Copyright Intel Corporation 2012

Curriculum for a Master s Degree in ECE with focus on Mixed Signal SOC Design

A New Programmable RF System for System-on-Chip Applications

7a. System-on-chip design and prototyping platforms

INTERCONNECT-CENTRIC DESIGN FOR ADVANCED SOC AND NOC

PLL DESIGN AND CLOCK/FREQUENCY GENERATION (PLL 设 计 与 时 钟 / 频 率 产 生 ) Woogeun Rhee Institute of Microelectronics Tsinghua University

imtech Curriculum Presentation

NATIONAL SUN YAT-SEN UNIVERSITY

MsC in Advanced Electronics Systems Engineering

On-Chip Communications Network Report

Power Reduction Techniques in the SoC Clock Network. Clock Power

Multiprocessor System-on-Chip

SCPD - System on Chip Physical Design

Introduction to System-on-Chip

SRAM Scaling Limit: Its Circuit & Architecture Solutions

ESE 50 ISE 10 ESE ISE -

INF4420 Introduction

ELEC 5260/6260/6266 Embedded Computing Systems

Lesson 7: SYSTEM-ON. SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY. Chapter-1L07: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education

Systems on Chip Design

How To Design A Single Chip System Bus (Amba) For A Single Threaded Microprocessor (Mma) (I386) (Mmb) (Microprocessor) (Ai) (Bower) (Dmi) (Dual

Testing of Digital System-on- Chip (SoC)

Architectural Level Power Consumption of Network on Chip. Presenter: YUAN Zheng

Concept Engineering Adds JavaScript-based Web Capabilities to Nlview at DAC 2016

Wireless Microcontrollers for Environment Management, Asset Tracking and Consumer. October 2009

on-chip and Embedded Software Perspectives and Needs

ZigBee Technology Overview

Software engineering for real-time systems

State-of-Art (SoA) System-on-Chip (SoC) Design HPC SoC Workshop

(with project examples)

數 位 積 體 電 路 Digital Integrated Circuits

CURRICULUM VITAE (D.Sc. (Tech.) Tero Säntti, )

Cyber-Physical System Security of the Power Grid

Near Field Communication in the real world part III

Design and Functional Verification of A SPI Master Slave Core Using System Verilog

Normen & Standards Industrie 4.0 IEEE Standards

SECOND YEAR. Major Subject 3 Thesis (EE 300) 3 Thesis (EE 300) 3 TOTAL 3 TOTAL 6. MASTER OF ENGINEERING IN ELECTRICAL ENGINEERING (MEng EE) FIRST YEAR

UG103.8 APPLICATION DEVELOPMENT FUNDAMENTALS: TOOLS

Designing a System-on-Chip (SoC) with an ARM Cortex -M Processor

The SA601: The First System-On-Chip for Guitar Effects By Thomas Irrgang, Analog Devices, Inc. & Roger K. Smith, Source Audio LLC

A 1-GSPS CMOS Flash A/D Converter for System-on-Chip Applications

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

A RDT-Based Interconnection Network for Scalable Network-on-Chip Designs

Breaking the Interleaving Bottleneck in Communication Applications for Efficient SoC Implementations

VON BRAUN LABS. Issue #1 WE PROVIDE COMPLETE SOLUTIONS ULTRA LOW POWER STATE MACHINE SOLUTIONS VON BRAUN LABS. State Machine Technology

Continuous-Time Converter Architectures for Integrated Audio Processors: By Brian Trotter, Cirrus Logic, Inc. September 2008

Computer Engineering: Incoming MS Student Orientation Requirements & Course Overview

Table 1 Mixed-Signal Test course major topics. Mixed-signal Test and Measurement Concepts ENCT 351 What are Mixed-signal circuits

Leti Introduction and Overview

Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip

ULE: The Concentrator Addressing the technology solution

Control over wireless networks 9/3/2008. Sensor and actuator network applications. Networked Embedded Systems

The Master s Degree Program in Electrical and Computer Engineering

A Framework for Security on NoC Technologies

Microtronics technologies Mobile:

AMS/RF-CMOS circuit design for wireless transceivers

Program. Introducing the Fujitsu Mobile WiMAX System-on-Chip Solution. Fujitsu at a Glance. Principal Services & Products.

Computer Science. Master of Science

obems - open source Building energy Management System T4 Sustainability Ltd

Achieving New Levels of Channel Density in Downstream Cable Transmitter Systems: RF DACs Deliver Smaller Size and Lower Power Consumption

Serial port interface for microcontroller embedded into integrated power meter

Double Degree exchange programs taught at Phelma for KTH students

Simulation and Evaluation for a Network on Chip Architecture Using Ns-2

Codesign: The World Of Practice

A CDMA Based Scalable Hierarchical Architecture for Network- On-Chip

Unit 1: INTRODUCTION TO ADVANCED ROBOTIC DESIGN & ENGINEERING

sensors and actuators? How do we handle the errors introduced due to noise, quantization etc?

System on Chip Design. Michael Nydegger

Switched Interconnect for System-on-a-Chip Designs

Workshop on Post-silicon Debug: Technologies, Methodologies, and Best Practices

Complete ASIC & COT Solutions

MultiPARTES. Virtualization on Heterogeneous Multicore Platforms. 2012/7/18 Slides by TU Wien, UPV, fentiss, UPM

Computer Engineering: MS Program Overview, Fall 2013

Power Monitoring for Modern Data Centers

Low-Cost Signature Test of RF Blocks Based on Envelope Response Analysis

Interconnection Networks

White Paper 40-nm FPGAs and the Defense Electronic Design Organization

Computer System Design. System-on-Chip

Education. Professional Experience. CHENG C. LIU, Ph.D., Associate Professor Curriculum Vitae

SPI I2C LIN Ethernet. u Today: Wired embedded networks. u Next lecture: CAN bus u Then: wireless embedded network

Coursework for MS leading to PhD in Electrical Engineering. 1 Courses for Digital Systems and Signal Processing

CURRICULUM VITAE. Emre Salman

COMPUTER SCIENCE PROGRAM

Design of a Wireless Medical Monitoring System * Chavabathina Lavanya 1 G.Manikumar 2

QSG105 GETTING STARTED WITH SILICON LABS WIRELESS NETWORKING SOFTWARE

WiSER: Dynamic Spectrum Access Platform and Infrastructure

From Bus and Crossbar to Network-On-Chip. Arteris S.A.

Transcription:

2B1459 System-on-Chip Applications (5CU/7.5ECTS) Course Number for Graduate Students (2B5476, 4CU) Course Coordinator: Dr. Li-Rong Zheng Laboratory of Electronics and Computer Systems Royal Institute of Technology (KTH) Electrum 229, SE164 40 Stockholm, Sweden lrzheng@imit.kth.se; phone: 08-790-4104 KTH/LECS/ Li-Rong Zheng 1 Course Description: This advanced course has a varying contents being adapted each year to selected state of the art topics of System-on-Chip design. This is a seminar type of course with focus from different SoC topics. The course aims to provide students a front-line view of system-on-chip research, develop and applications; to prepare students for an advanced engineer career or Ph.D. studies in these fields. Intended students are: SoC master students New Ph.D. students in related area Industrial R & D Engineers in SoC KTH/LECS/ Li-Rong Zheng 2

What do we expect after the course? Can integrate all knowledge you have learnt from SoC program, and use these knowledge in a more sophisticated industry practice. Have a broad view on state-of-the-art SoC application and development: What is done, what is not solved, and what is the future trends. Others: Skills for a technique presentation Skills for writing a technique report KTH/LECS/ Li-Rong Zheng 3 History of the course 2002: Advanced Analog Circuits in SoC and Networks-on-a-Chip 2003: Networks-on-a-Chip (NoC Course in Collaboration with EU-ITS SoC-Mobinet) 2004: SoC Applications and Advanced SoC Enablers 2005: SoC Application and Advanced SoC Enablers 2006: SoC Application and Advanced SoC Enablers Experience from previous years: 1. Excellent topics/seminars, but teachers are too dynamic. 2. Also cost is high (guest teachers traveling, managment etc) 3. Difficult to grades, too many copied texts in project KTH requires new design of the course: 1. Fixed teachers and relative fixed contents 2. Focus on knowledge integration and SoC application 3. Reflect advances in industry practice 4. Upgrade to 5CU from 2006 (2B1458) KTH/LECS/ Li-Rong Zheng 4

Course Outline - Lectures Introduction to Course Lecture 1: SoC Trends and Advanced SoC Enablers (Li-Rong Zheng) Lecture 2: Challenges of Deep Submicron Effects in SoC Design (Li-Rong Zheng) Lecture 3: Mixed-Signal Design Challenges in SoC (Li-Rong Zheng) Lecture 4: Platform-Based SoC Design for NoC (Jian Liu) Lecture 5: RFID Technology and Wireless Sensors (Li-Rong Zheng) Lecture 6-7: Student Presentations (present by you!) Lecture 8-11: Advanced RF Design in Nanometer CMOS Given by Mats Carlsson, Catena Wireless Electronics AB KTH/LECS/ Li-Rong Zheng 5 Course Outline Student Presentations Student Presentations You are also the contributors/teachers to this course! Knowledge exchange, trainings on literature search, presentation skills, technique report Time 1: Lecture 6, April 24, 9-12, 531 (highly recommended date). Time 2: Lecture 7, April 26, 9-12, 531 (all should finish this date). 10 mins presentation ( 8 mins presentation, 1-2 min discussions) Flexible topic in SoC applications and advanced enablers Literature reading from IEEE Database (ISSCC, ASIC/SoC, DAC, DATE, ISCAS, ICCAD, CICC, and ESSCIRC; IEEE Trans. on VLSI, IEEE Journal of Solid-State Circuits, IEEE Trans CAS etc.) Intensive reading ~10 most relevant papers in that topic. Extensive reading 10-30 papers. 6-10 pages of slides: 1. Your name, title of your topic, 2. Motivation of the problem/topic, 6-8 pages on State-of-the-art of the topic, trends) KTH/LECS/ Li-Rong Zheng 6

Course Literature No Course Book. Only Seminars. Lecture Notes are Distributed by the Teachers Mostly will be available on Course Website; if not, hardcopies will be available if not available from web Literatures are from KTH Library: IEEE Xplore, Patent Database http://www.lib.kth.se/kthbeng/indexes.html Course web: imit.kth.se/courses/2b1458 KTH/LECS/ Li-Rong Zheng 7 Course Format A series of seminars on different topics (lectures) Assignment of home reading Read relevant literatures and select a special topic Write a report on a selected focus (exam/project) Final Grades: Attend 70% of the first 10 lectures (weighted 30% in final grade) (First 10 Lectures, 70%=3, 80%=4, 90%=5) Note: If you cannot attend the lecture, you can compensate it by selecting the topic of your presentation or project in that missed lecture (i.e. you can maximally compensate two missed lectures, one by presentation, one by report). Presentation (20% in final grade), (Grade = average from 2-3 evaluators) Assignment HW (20% in Final Grade) (50%=3, 70%=4, 85%=5) Final report (30% in final grade). (Grade =average from 3 evaluators) Report to Ladok: ANN1 (Lecture), PRO1 (Presentation), TEN1 (HW + report), Slutbet KTH/LECS/ Li-Rong Zheng 8

Your Focused Topics for Presentation Could be anything in relation with SoC applications and SoC Enablers, for example: Technology scaling and its impact on on-chip communication network. NoC topologies and on chip communication Issues in NoC IP Protection Issues for IP-cores in SoC Design IP-reuse issues in SoC Design SoC bus and interface issues for IP cores Fault tolerance in SoC NoC operating systems A survey of embedded software in SoC Clock distribution challenges for future SoC Memory architecture and organization in SoC SoC Test Challenges, SoC Verification Challenges Platform-based design for SoC Network processor in NoC Single chip radio in SoC Low power issues in SoC design SoC versus SoP Nano-SoC.and propose your own topics/ideas related with important issues in SoC. KTH/LECS/ Li-Rong Zheng 9 About Final Report Topic: Basically the same topic as in your presentation (unless you have 2 missed-lectures, indicate). Each student should work on one topic. Format: Standard IEEE Conference format. Template will be available from course web site. (Abstract, Introduction, Main Contents, Summary, References) Length: 6-10 Pages. (Do not copy from others/literatures ) Deadline: June 1, 2007, 17:00. The black box outside LECS or E-mail (with 2B1459 report as subject). One submission only. Final Grading: It may take longer time than other examination. (Approximate 30 working days ) Criteria for Grading: Interest of the topic, well structures report, good overview with enough references, reasonable predictions and trends analysis, clear summary or conclusion, good quality of figures/pictures, sound grammar/english. KTH/LECS/ Li-Rong Zheng 10

Other Information Course Coordinator: Dr. Li-Rong Zheng (e-mail: lrzheng@imit.kth.se, Tel: 08-790 4104) Administrator: Gunnar Johansson Tel 08-790 4102 Assistants: Jian Liu (jianliu@imit.kth.se), Course web page (for updated information) http://www.imit.kth.se/courses/2b1458 KTH/LECS/ Li-Rong Zheng 11