INTERCONNECT-CENTRIC DESIGN FOR ADVANCED SOC AND NOC

Size: px
Start display at page:

Download "INTERCONNECT-CENTRIC DESIGN FOR ADVANCED SOC AND NOC"

Transcription

1 INTERCONNECT-CENTRIC DESIGN FOR ADVANCED SOC AND NOC

2 Interconnect-Centric Design for Advanced SoC and NoC Edited by Jari Nurmi Tampere University of Technology, Finland Hannu Tenhunen Royal Institute of Technology, Sweden Jouni Isoaho University of Turku, Finland and Axel Jantsch Royal Institute of Technology, Sweden KLUWER ACADEMIC PUBLISHERS NEW YORK, BOSTON, DORDRECHT, LONDON, MOSCOW

3 ebook ISBN: Print ISBN: Springer Science + Business Media, Inc. Print 2004 Kluwer Academic Publishers Dordrecht All rights reserved No part of this ebook may be reproduced or transmitted in any form or by any means, electronic, mechanical, recording, or otherwise, without written consent from the Publisher Created in the United States of America Visit Springer's ebookstore at: and the Springer Global Website Online at:

4 Contents Preface vii Part I PHYSICAL AND ELECTRICAL ISSUES 1 Communication-based Design for Network-on-Chip Jan Rabaey 2 Wires as Interconnects Li-Rong Zheng and Hannu Tenhunen 3 Global Interconnect Analysis 55 Tero Nurmi, Li-Rong Zheng, Jian Liu, Tapani Ahonen, Dinesh Pamunuwa, Jouni Isoaho and Hannu Tenhunen 4 Design Methodologies for On-Chip Inductive Interconnect 85 Magdy Ali El-Moursy and Eby Friedman 5 Clock Distribution for High-Performance Designs 125 Stefan Rusu 3 25 Part II LOGICAL AND ARCHITECTURAL ISSUES 6 Error-Tolerant Interconnect Schemes 155 Heiko Zimmer and Axel Jantsch 7 Power Reduction Coding for Buses 177 Paul P. Sotiriadis 8 Bus Structures in Networks-on-Chip 207 Vesa Lahtinen, Erno Salminen, Kimmo Kuusilinna and Timo D. Hämäläinen

5 vi 9 From Buses to Networks David Sigüenza Tortosa and Jari Nurmi 10 Arbitration and Routing Schemes for On-Chip Packet Networks Heikki Kariniemi and Jari Nurmi Part III DESIGN METHODOLOGY AND TOOLS 11 Self-Timed Approach for Noise Reduction in NoC 285 Pasi Liljeberg, Johanna Tuominen, Sampo Tuuna, Juha Plosila and Jouni Isoaho 12 Formal Communication Modelling and Refinement Juha Plosila, Tiberius Seceleanu and Kaisa Sere 13 Network Centric System-Level Model for Multiprocessor Systemon-Chip Simulation Jan Madsen, Shankar Mahadevan and Kashif Virk 14 Socket-based Design Techniques using Decoupled Interconnects Drew Wingard Part IV APPLICATION CASES 15 Interconnect and Memory Organization in SOCs for Advanced Set- Top Boxes and TV Kees Goossens, Om Prakash Gangwal, Jens Röver and A.P. Niranjan 16 A Brunch from the Coffee Table - Case Study in NOC Platform 425 Design Tapani Ahonen, Seppo Virtanen, Juha Kylliäinen, Dragos Truscan, Tuukka Kasanko, David Sigüenza-Tortosa, Tapio Ristimäki, Jani Paakkulainen, Tero Nurmi, Ilkka Saastamoinen, Hannu Isännäinen, Johan Lilius, Jari Nurmi and Jouni Isoaho

6 Preface This book was mainly catalyzed by the SoC-Mobinet EU-project (IST ), where the editors have acted in to create the European System-on-Chip infrastructure for joint research and education. The topic was seen very important especially after writing the previous book (Networks on Chip) where the higher-level on-chip communication issues were tackled. In this book, we have tried to create a comprehensive understanding about on-chip interconnect characteristics, design methodologies, layered views on different abstraction levels and finally about applying the interconnect-centric design in system-on-chip design. We owe very much to the authors of this book, who represent the expertise on different aspects of interconnects, communication and system-on-chip and network-on-chip development worldwide. One major contributing project was also the Complain (Communication platform architectures for gigascale integration) project in the Finnish-Swedish EXSITE research programme, mainly supported by TEKES, Vinnova, Nokia and Ericsson. We were happy to have such a good crew to assist us in creating the book for the interested readers in this field. We hope that you enjoy the book and, even more, wish that it will be of professional benefit to you! Tampere, Stockholm, Turku January 2004 JARI NURMI HANNU TENHUNEN JOUNI ISOAHO AXEL JANTSCH

2B1459 System-on-Chip Applications (5CU/7.5ECTS) Course Number for Graduate Students (2B5476, 4CU)

2B1459 System-on-Chip Applications (5CU/7.5ECTS) Course Number for Graduate Students (2B5476, 4CU) 2B1459 System-on-Chip Applications (5CU/7.5ECTS) Course Number for Graduate Students (2B5476, 4CU) Course Coordinator: Dr. Li-Rong Zheng Laboratory of Electronics and Computer Systems Royal Institute of

More information

D.Sc. (Tech) Tero Säntti (1974) 29 April 2015. Publications

D.Sc. (Tech) Tero Säntti (1974) 29 April 2015. Publications D.Sc. (Tech) Tero Säntti (1974) 29 April 2015 Publications D.Sc. (Tech.) Thesis: (1) * T. Säntti, A Co-Processor Approach for Efficient Java Execution in Embedded Systems, Microelectronics (Computer Systems),

More information

Optimizing Configuration and Application Mapping for MPSoC Architectures

Optimizing Configuration and Application Mapping for MPSoC Architectures Optimizing Configuration and Application Mapping for MPSoC Architectures École Polytechnique de Montréal, Canada Email : Sebastien.Le-Beux@polymtl.ca 1 Multi-Processor Systems on Chip (MPSoC) Design Trends

More information

Extending Platform-Based Design to Network on Chip Systems

Extending Platform-Based Design to Network on Chip Systems Extending Platform-Based Design to Network on Chip Systems Juha-Pekka Soininen 1, Axel Jantsch 2, Martti Forsell 1, Antti Pelkonen 1, Jari Kreku 1, and Shashi Kumar 2 1 VTT Electronics (Technical Research

More information

From Bus and Crossbar to Network-On-Chip. Arteris S.A.

From Bus and Crossbar to Network-On-Chip. Arteris S.A. From Bus and Crossbar to Network-On-Chip Arteris S.A. Copyright 2009 Arteris S.A. All rights reserved. Contact information Corporate Headquarters Arteris, Inc. 1741 Technology Drive, Suite 250 San Jose,

More information

Simulation and Evaluation for a Network on Chip Architecture Using Ns-2

Simulation and Evaluation for a Network on Chip Architecture Using Ns-2 Simulation and Evaluation for a Network on Chip Architecture Using Ns-2 Yi-Ran Sun, Shashi Kumar, Axel Jantsch the Lab of Electronics and Computer Systems (LECS), the Department of Microelectronics & Information

More information

Fifth International Workshop on Network on Chip Architectures

Fifth International Workshop on Network on Chip Architectures Fifth International Workshop on Network on Chip Architectures December 1, 2012 Vancouver, BC, Canada NoCArc 2012 u Vancouver, BC, Canada u December 1, 2012 1 About NoCArc n Focus of the Workshop è Issues

More information

3D On-chip Data Center Networks Using Circuit Switches and Packet Switches

3D On-chip Data Center Networks Using Circuit Switches and Packet Switches 3D On-chip Data Center Networks Using Circuit Switches and Packet Switches Takahide Ikeda Yuichi Ohsita, and Masayuki Murata Graduate School of Information Science and Technology, Osaka University Osaka,

More information

CURRICULUM VITAE (D.Sc. (Tech.) Tero Säntti, 29.04.2015)

CURRICULUM VITAE (D.Sc. (Tech.) Tero Säntti, 29.04.2015) CURRICULUM VITAE (D.Sc. (Tech.) Tero Säntti, 29.04.2015) Name: Tero Antti Mikael Säntti Date of Birth: 18 April 1974 Place of Birth: Kurikka, Finland Gender: Male Nationality: Finnish Languages: Finnish,

More information

A 2-Slot Time-Division Multiplexing (TDM) Interconnect Network for Gigascale Integration (GSI)

A 2-Slot Time-Division Multiplexing (TDM) Interconnect Network for Gigascale Integration (GSI) A 2-Slot Time-Division Multiplexing (TDM) Interconnect Network for Gigascale Integration (GSI) Ajay Joshi Georgia Institute of Technology School of Electrical and Computer Engineering Atlanta, GA 3332-25

More information

Introduction to Exploration and Optimization of Multiprocessor Embedded Architectures based on Networks On-Chip

Introduction to Exploration and Optimization of Multiprocessor Embedded Architectures based on Networks On-Chip Introduction to Exploration and Optimization of Multiprocessor Embedded Architectures based on Networks On-Chip Cristina SILVANO silvano@elet.polimi.it Politecnico di Milano, Milano (Italy) Talk Outline

More information

Multiprocessor System-on-Chip

Multiprocessor System-on-Chip http://www.artistembedded.org/fp6/ ARTIST Workshop at DATE 06 W4: Design Issues in Distributed, CommunicationCentric Systems Modelling Networked Embedded Systems: From MPSoC to Sensor Networks Jan Madsen

More information

EIT ICT Labs MASTER SCHOOL ES Programme Specialisations

EIT ICT Labs MASTER SCHOOL ES Programme Specialisations EIT ICT Labs MASTER SCHOOL ES Programme Specialisations ES EIT ICT Labs Master Programme Embedded Systems The programme in Embedded Systems focuses on enabling technologies and design methodologies for

More information

CLEEN - The vehicle for SGEM

CLEEN - The vehicle for SGEM CLEEN - The vehicle for SGEM Centre for Strategic Science, Technology and Innovation (CSTI) Co-operative and Industry Driven R&D&I company for Energy and Environment founded in 2008. Unique in it s way

More information

AN EVENT-BASED NETWORK-ON-CHIP MONITORING SERVICE

AN EVENT-BASED NETWORK-ON-CHIP MONITORING SERVICE AN EVENT-BASED NETWOK-ON-CH MOTOING SEVICE Calin Ciordas Twan Basten Andrei ădulescu Kees Goossens Jef van Meerbergen Eindhoven University of Technology, Eindhoven, The Netherlands hilips esearch Laboratories,

More information

Computer System Design. System-on-Chip

Computer System Design. System-on-Chip Brochure More information from http://www.researchandmarkets.com/reports/2171000/ Computer System Design. System-on-Chip Description: The next generation of computer system designers will be less concerned

More information

On-Chip Communications Network Report

On-Chip Communications Network Report On-Chip Communications Network Report ABSTRACT This report covers the results of an independent, blind worldwide survey covering on-chip communications networks (OCCN), defined as is the entire interconnect

More information

CLASSIC -- Overall Match Results XXV TCC-Cup Printed elokuu 18, 2013 at 19:17

CLASSIC -- Overall Match Results XXV TCC-Cup Printed elokuu 18, 2013 at 19:17 CLASSIC -- Overall Match Results 1 100,00 885,8104 32 Hölli, Eero FIN SSG 2 96,30 853,0104 175 Harju, Jani A FIN NOS 3 96,01 850,5044 82 Majuri, Jari M FIN NOS 4 72,09 638,5563 101 Pantzar, Sami I FIN

More information

A Design Methodology for Application-Specific Networks-on-Chip

A Design Methodology for Application-Specific Networks-on-Chip A Design Methodology for Application-Specific Networks-on-Chip JIANG XU and WAYNE WOLF Princeton University JOERG HENKEL University of Karlsruhe and SRIMAT CHAKRADHAR NEC Laboratories America, Inc. With

More information

1 Introduction. Kari I. Leväinen

1 Introduction. Kari I. Leväinen 1 Introduction Kari I. Leväinen Professor of Real Estate and Facilities Management, Helsinki University of Technology, Institute of Real Estate Studies, PL 1200, FIN-02015 TKK The municipal organisations

More information

Exploring the Scalability and Performance of Networks-on-Chip with Deflection Routing in 3D Many-core Architecture AWET YEMANE WELDEZION

Exploring the Scalability and Performance of Networks-on-Chip with Deflection Routing in 3D Many-core Architecture AWET YEMANE WELDEZION Exploring the Scalability and Performance of Networks-on-Chip with Deflection Routing in 3D Many-core Architecture AWET YEMANE WELDEZION Doctoral Thesis in Electronic and Computer Systems Stockholm, Sweden

More information

A CDMA Based Scalable Hierarchical Architecture for Network- On-Chip

A CDMA Based Scalable Hierarchical Architecture for Network- On-Chip www.ijcsi.org 241 A CDMA Based Scalable Hierarchical Architecture for Network- On-Chip Ahmed A. El Badry 1 and Mohamed A. Abd El Ghany 2 1 Communications Engineering Dept., German University in Cairo,

More information

A RDT-Based Interconnection Network for Scalable Network-on-Chip Designs

A RDT-Based Interconnection Network for Scalable Network-on-Chip Designs A RDT-Based Interconnection Network for Scalable Network-on-Chip Designs ang u, Mei ang, ulu ang, and ingtao Jiang Dept. of Computer Science Nankai University Tianjing, 300071, China yuyang_79@yahoo.com.cn,

More information

Tero Säntti. A Co-Processor Approach for Efficient Java Execution in Embedded Systems

Tero Säntti. A Co-Processor Approach for Efficient Java Execution in Embedded Systems Tero Säntti A Co-Processor Approach for Efficient Java Execution in Embedded Systems TUCS Dissertations No 108, September 2008 A Co-Processor Approach for Efficient Java Execution in Embedded Systems

More information

Next Generation High Speed Computing Using System-on-Chip (SoC) Technology

Next Generation High Speed Computing Using System-on-Chip (SoC) Technology Next Generation High Speed Computing Using System-on-Chip (SoC) Technology Qurat-ul-Ain Malik 1 and M. Aqeel Iqbal 2 Department of Software Engineering Faculty of Engineering & IT, FUIEMS, Rawalpindi (46000),

More information

Best paper, 14th International Conference on Computer Systems and Technologies.

Best paper, 14th International Conference on Computer Systems and Technologies. Curriculum Vitae Thomas Canhao Xu 1 Personal Information Thomas Canhao Xu B5038, ICT-talo, Joukahaisenkatu 3-5B 20520, Turku, Finland Tel: +358-2-333-8785 Email: xucanhao@gmail.com, canxu@utu.fi Homepage:

More information

CONSTRAINT RANDOM VERIFICATION OF NETWORK ROUTER FOR SYSTEM ON CHIP APPLICATION

CONSTRAINT RANDOM VERIFICATION OF NETWORK ROUTER FOR SYSTEM ON CHIP APPLICATION CONSTRAINT RANDOM VERIFICATION OF NETWORK ROUTER FOR SYSTEM ON CHIP APPLICATION T.S Ghouse Basha 1, P. Santhamma 2, S. Santhi 3 1 Associate Professor & Head, Department Electronic & Communication Engineering,

More information

Interconnection Generation for System-on-Chip Design and Design Space Exploration

Interconnection Generation for System-on-Chip Design and Design Space Exploration Vodafone Chair Mobile Communications Systems, Prof. Dr.-Ing. G. Fettweis Interconnection Generation for System-on-Chip Design and Design Space Exploration Dipl.-Ing. Markus Winter Vodafone Chair for Mobile

More information

Multistage Interconnection Network for MPSoC: Performances study and prototyping on FPGA

Multistage Interconnection Network for MPSoC: Performances study and prototyping on FPGA Multistage Interconnection Network for MPSoC: Performances study and prototyping on FPGA B. Neji 1, Y. Aydi 2, R. Ben-atitallah 3,S. Meftaly 4, M. Abid 5, J-L. Dykeyser 6 1 CES, National engineering School

More information

Turku Centre for Computer Science TUCS. Board meeting. Wednesday, November 5, 2003, at 13.00 DataCity A, 2 nd floor, TY Neuvotteluhuone 3

Turku Centre for Computer Science TUCS. Board meeting. Wednesday, November 5, 2003, at 13.00 DataCity A, 2 nd floor, TY Neuvotteluhuone 3 Turku Centre for Computer Science TUCS Board meeting Wednesday, November 5, 2003, at 13.00 DataCity A, 2 nd floor, TY Neuvotteluhuone 3 Items of the agenda 1. Validity of the meeting and presence of a

More information

Interconnect intellectual property for Network-on-Chip (NoC)

Interconnect intellectual property for Network-on-Chip (NoC) Journal of Systems Architecture 50 (2004) 65 79 wwwelseviercom/locate/sysarc Interconnect intellectual property for Network-on-Chip (NoC) Jian Liu *, Li-ong Zheng 1, Hannu Tenhunen 2 Laboratory of Electronics

More information

International Summer School on Embedded Systems

International Summer School on Embedded Systems International Summer School on Embedded Systems Shenzhen Institutes of Advanced Technology, Chinese Academy of Sciences Shenzhen, July 30 -- August 3, 2012 Sponsored by Chinese Academy of Sciences and

More information

Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip

Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip Ms Lavanya Thunuguntla 1, Saritha Sapa 2 1 Associate Professor, Department of ECE, HITAM, Telangana

More information

Academic Course Description

Academic Course Description Academic Course Description Course (catalog) description: IP cores and application specific design is becoming the order of the day. Because of usefulness of this for both VLSI and embedded students this

More information

SPEED-POWER EXPLORATION OF 2-D INTELLIGENCE NETWORK- ON-CHIP FOR MULTI-CLOCK MULTI-MICROCONTROLLER ON 28nm FPGA (Zynq-7000) DESIGN

SPEED-POWER EXPLORATION OF 2-D INTELLIGENCE NETWORK- ON-CHIP FOR MULTI-CLOCK MULTI-MICROCONTROLLER ON 28nm FPGA (Zynq-7000) DESIGN SPEED-POWER EXPLORATION OF 2-D INTELLIGENCE NETWORK- ON-CHIP FOR MULTI-CLOCK MULTI-MICROCONTROLLER ON 28nm FPGA (Zynq-7000) DESIGN Anoop Kumar Vishwakarma 1, Uday Arun 2 1 Student (M.Tech.), ECE, ABES

More information

XVIII Finnish- Austrian Orthopaedic Trauma Course January 24 30, 2015 Congress Center, Hotel Montana, Oberlech, Austria

XVIII Finnish- Austrian Orthopaedic Trauma Course January 24 30, 2015 Congress Center, Hotel Montana, Oberlech, Austria XVIII Finnish- Austrian Orthopaedic Trauma Course January 24 30, 2015 Congress Center, Hotel Montana, Oberlech, Austria Finnish Orthopaedic Association Finnish Trauma Association 2 XVIII Finnish- Austrian

More information

Power Analysis of Link Level and End-to-end Protection in Networks on Chip

Power Analysis of Link Level and End-to-end Protection in Networks on Chip Power Analysis of Link Level and End-to-end Protection in Networks on Chip Axel Jantsch, Robert Lauter, Arseni Vitkowski Royal Institute of Technology, tockholm May 2005 ICA 2005 1 ICA 2005 2 Overview

More information

The agenda of the Shanghai healthcare delegations meeting on September 5 th morning at Tekes

The agenda of the Shanghai healthcare delegations meeting on September 5 th morning at Tekes The agenda of the Shanghai healthcare delegations meeting on September 5 th morning at Tekes Place: Tekes Address: Kyllikinportti 2, Länsi Pasila Room: No.3 Date and Time: Sep 5th, 09.00 11.00, Chair:

More information

Topology adaptive network-on-chip design and implementation

Topology adaptive network-on-chip design and implementation Topology adaptive network-on-chip design and implementation T.A. Bartic, J.-Y. Mignolet, V. Nollet, T. Marescaux, D. Verkest, S. Vernalde and R. Lauwereins Abstract: Network-on-chip designs promise to

More information

SoC 2009 International Symposium on System-on-Chip

SoC 2009 International Symposium on System-on-Chip SoC 2009 International Symposium on System-on-Chip Tampere Hall, Yliopistonkatu 55 Tampere, Finland, Oct. 6-7, 2009 The 11 th Annual SoC Event in Tampere Organized by Department of Computer Systems, Tampere

More information

Hardware Implementation of Improved Adaptive NoC Router with Flit Flow History based Load Balancing Selection Strategy

Hardware Implementation of Improved Adaptive NoC Router with Flit Flow History based Load Balancing Selection Strategy Hardware Implementation of Improved Adaptive NoC Rer with Flit Flow History based Load Balancing Selection Strategy Parag Parandkar 1, Sumant Katiyal 2, Geetesh Kwatra 3 1,3 Research Scholar, School of

More information

RUNTIME NETWORKS-ON-CHIP PERFORMANCE MONITORING.

RUNTIME NETWORKS-ON-CHIP PERFORMANCE MONITORING. TUIe technische universiteit eindhoven Faculty of Electrical Engineering Section Design Technology For Electronic Systems (ICS/ES) ICS-ES 859 Master's Thesis RUNTIME NETWORKS-ON-CHIP PERFORMANCE MONITORING.

More information

Introduction to System-on-Chip

Introduction to System-on-Chip Introduction to System-on-Chip COE838: Systems-on-Chip Design http://www.ee.ryerson.ca/~courses/coe838/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer Engineering Ryerson University

More information

Hierarchical Agent Architecture for Scalable NoC Design with Online Monitoring Services

Hierarchical Agent Architecture for Scalable NoC Design with Online Monitoring Services Hierarchical Architecture for Scalable NoC Design with Online Monitoring Services Alexander Wei Yin, Liang Guang, Pasi Liljeberg, Pekka Rantala, Ethiopia Nigussie, Jouni Isoaho, Hannu Tenhunen Department

More information

Design and Verification of Nine port Network Router

Design and Verification of Nine port Network Router Design and Verification of Nine port Network Router G. Sri Lakshmi 1, A Ganga Mani 2 1 Assistant Professor, Department of Electronics and Communication Engineering, Pragathi Engineering College, Andhra

More information

Kolin Kolistelut Koli Calling

Kolin Kolistelut Koli Calling Kolin Kolistelut Koli Calling The Fourth Finnish/Baltic Sea Conference on Computer Science Education October 1 3, 2004 in Koli, Finland Organized by the University of Joensuu, Finland Pre-Proceedings 2

More information

2014 International Symposium on System-on-Chip

2014 International Symposium on System-on-Chip 2014 International Symposium on System-on-Chip (SoC 2014) Tampere, Finland 28-29 October 2014 IEEE Catalog Number: ISBN: CFP14554-POD 978-1-4799-6891-6 Tuesday Oct. 28 SoC 2014 Detailed Programme Schedule

More information

Analysis of Error Recovery Schemes for Networks-on-Chips

Analysis of Error Recovery Schemes for Networks-on-Chips Analysis of Error Recovery Schemes for Networks-on-Chips 1 Srinivasan Murali, Theocharis Theocharides, Luca Benini, Giovanni De Micheli, N. Vijaykrishnan, Mary Jane Irwin Abstract Network on Chip (NoC)

More information

Applying the Benefits of Network on a Chip Architecture to FPGA System Design

Applying the Benefits of Network on a Chip Architecture to FPGA System Design Applying the Benefits of on a Chip Architecture to FPGA System Design WP-01149-1.1 White Paper This document describes the advantages of network on a chip (NoC) architecture in Altera FPGA system design.

More information

SOC architecture and design

SOC architecture and design SOC architecture and design system-on-chip (SOC) processors: become components in a system SOC covers many topics processor: pipelined, superscalar, VLIW, array, vector storage: cache, embedded and external

More information

Building a functioning startup ecosystem

Building a functioning startup ecosystem Building a functioning startup ecosystem Entrepreneurship is next to unemployment. When are you going to get a real job?. You made it big, and have to show it small Yet again a company sold abroad

More information

XV Finnish-Austrian Orthopaedic Trauma Meeting January 24 31, 2009 Hotel Montana, Oberlech, Austria

XV Finnish-Austrian Orthopaedic Trauma Meeting January 24 31, 2009 Hotel Montana, Oberlech, Austria XV Finnish-Austrian Orthopaedic Trauma Meeting January 24 31, 2009 Hotel Montana, Oberlech, Austria Finnish Orthopaedic Association Finnish Trauma Association 2 XV Finnish-Austrian Orthopaedic Trauma Meeting

More information

Interconnection Networks

Interconnection Networks Advanced Computer Architecture (0630561) Lecture 15 Interconnection Networks Prof. Kasim M. Al-Aubidy Computer Eng. Dept. Interconnection Networks: Multiprocessors INs can be classified based on: 1. Mode

More information

SoC IP Interfaces and Infrastructure A Hybrid Approach

SoC IP Interfaces and Infrastructure A Hybrid Approach SoC IP Interfaces and Infrastructure A Hybrid Approach Cary Robins, Shannon Hill ChipWrights, Inc. ABSTRACT System-On-Chip (SoC) designs incorporate more and more Intellectual Property (IP) with each year.

More information

AN EFFICIENT DESIGN OF LATCHES FOR MULTI-CLOCK MULTI- MICROCONTROLLER SYSTEM ON CHIP FOR BUS SYNCHRONIZATION

AN EFFICIENT DESIGN OF LATCHES FOR MULTI-CLOCK MULTI- MICROCONTROLLER SYSTEM ON CHIP FOR BUS SYNCHRONIZATION N EFFICIENT ESIGN OF LTCHES FOR MULTI-CLOCK MULTI- MICROCONTROLLER SYSTEM ON CHIP FOR US SYNCHRONIZTION noop Kumar Vishwakarma 1, Neerja Singh 2 1 Student (M.Tech.), ECE, ES Engineering College Ghaziabad,

More information

Architectural Level Power Consumption of Network on Chip. Presenter: YUAN Zheng

Architectural Level Power Consumption of Network on Chip. Presenter: YUAN Zheng Architectural Level Power Consumption of Network Presenter: YUAN Zheng Why Architectural Low Power Design? High-speed and large volume communication among different parts on a chip Problem: Power consumption

More information

Switched Interconnect for System-on-a-Chip Designs

Switched Interconnect for System-on-a-Chip Designs witched Interconnect for ystem-on-a-chip Designs Abstract Daniel iklund and Dake Liu Dept. of Physics and Measurement Technology Linköping University -581 83 Linköping {danwi,dake}@ifm.liu.se ith the increased

More information

THEMATIC REVIEW ON ADULT LEARNING

THEMATIC REVIEW ON ADULT LEARNING THEMATIC REVIEW ON ADULT LEARNING FINLAND Visit of 1-9 February 2001 PROGRAMME AND PARTICIPANTS Thursday 1 February - Helsinki 8:30-9:30 Meeting with the writing team of the Background Report Location:

More information

A Survey of Research and Practices of Network-on-Chip

A Survey of Research and Practices of Network-on-Chip A Survey of Research and Practices of Network-on-Chip TOBIAS BJERREGAARD AND SHANKAR MAHADEVAN Technical University of Denmark The scaling of microchip technologies has enabled large scale systems-on-chip

More information

Performance comparison of selected wired and wireless Networks on Chip (NoC) architectures

Performance comparison of selected wired and wireless Networks on Chip (NoC) architectures Performance comparison of selected wired and wireless Networks on Chip (NoC) architectures Maria Komar Tampere University of Technology, Tampere, Finland P.G. Demidov Yaroslavl State University, Yaroslavl,

More information

Lizy Kurian John Electrical and Computer Engineering Department, The University of Texas as Austin

Lizy Kurian John Electrical and Computer Engineering Department, The University of Texas as Austin BUS ARCHITECTURES Lizy Kurian John Electrical and Computer Engineering Department, The University of Texas as Austin Keywords: Bus standards, PCI bus, ISA bus, Bus protocols, Serial Buses, USB, IEEE 1394

More information

SOCWIRE: A SPACEWIRE INSPIRED FAULT TOLERANT NETWORK-ON-CHIP FOR RECONFIGURABLE SYSTEM-ON-CHIP DESIGNS

SOCWIRE: A SPACEWIRE INSPIRED FAULT TOLERANT NETWORK-ON-CHIP FOR RECONFIGURABLE SYSTEM-ON-CHIP DESIGNS SOCWIRE: A SPACEWIRE INSPIRED FAULT TOLERANT NETWORK-ON-CHIP FOR RECONFIGURABLE SYSTEM-ON-CHIP DESIGNS IN SPACE APPLICATIONS Session: Networks and Protocols Long Paper B. Osterloh, H. Michalik, B. Fiethe

More information

A Generic Network Interface Architecture for a Networked Processor Array (NePA)

A Generic Network Interface Architecture for a Networked Processor Array (NePA) A Generic Network Interface Architecture for a Networked Processor Array (NePA) Seung Eun Lee, Jun Ho Bahn, Yoon Seok Yang, and Nader Bagherzadeh EECS @ University of California, Irvine Outline Introduction

More information

How To Write An Fpa Programmable Gate Array

How To Write An Fpa Programmable Gate Array Reconfigurable Field Programmable Gate Arrays for Mission-Critical Applications Niccolò Battezzati Luca Sterpone Massimo Violante Reconfigurable Field Programmable Gate Arrays for Mission-Critical Applications

More information

Lesson 7: SYSTEM-ON. SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY. Chapter-1L07: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education

Lesson 7: SYSTEM-ON. SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY. Chapter-1L07: Embedded Systems - , Raj Kamal, Publs.: McGraw-Hill Education Lesson 7: SYSTEM-ON ON-CHIP (SoC( SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY 1 VLSI chip Integration of high-level components Possess gate-level sophistication in circuits above that of the counter,

More information

What is a System on a Chip?

What is a System on a Chip? What is a System on a Chip? Integration of a complete system, that until recently consisted of multiple ICs, onto a single IC. CPU PCI DSP SRAM ROM MPEG SoC DRAM System Chips Why? Characteristics: Complex

More information

A Token-Managed Admission Control System for QoS Provision on a Best-Effort GALS Interconnect

A Token-Managed Admission Control System for QoS Provision on a Best-Effort GALS Interconnect Fundamenta Informaticae 95 (2009) 1 20 1 DOI 10.3233/FI-2009-146 IOS Press A Token-Managed Admission Control System for QoS Provision on a Best-Effort GALS Interconnect Shufan Yang School of Computer Science,

More information

EUROPEAN NETWORK OF R & D AND TRAINING ORGANISATIONS OF METAL BRANCH

EUROPEAN NETWORK OF R & D AND TRAINING ORGANISATIONS OF METAL BRANCH http://www.hamk.fi/metnet EUROPEAN NETWORK OF R & D AND TRAINING ORGANISATIONS OF METAL BRANCH METNET Seventh International Seminar in Izmir 10.-11.10. 2012 (Preconference 9.10.2012) - 1 - Introduction

More information

In-network Monitoring and Control Policy for DVFS of CMP Networkson-Chip and Last Level Caches

In-network Monitoring and Control Policy for DVFS of CMP Networkson-Chip and Last Level Caches In-network Monitoring and Control Policy for DVFS of CMP Networkson-Chip and Last Level Caches Xi Chen 1, Zheng Xu 1, Hyungjun Kim 1, Paul V. Gratz 1, Jiang Hu 1, Michael Kishinevsky 2 and Umit Ogras 2

More information

On-Chip Interconnect: The Past, Present, and Future

On-Chip Interconnect: The Past, Present, and Future On-Chip Interconnect: The Past, Present, and Future Professor Eby G. Friedman Department of Electrical and Computer Engineering University of Rochester URL: http://www.ece.rochester.edu/~friedman Future

More information

INVENTORY MANAGEMENT: Principles, Concepts and Techniques

INVENTORY MANAGEMENT: Principles, Concepts and Techniques INVENTORY MANAGEMENT: Principles, Concepts and Techniques Materials Management I Logistics Series Eugene L. Magad, Series Editor Previously vublished by Chavman & Hall Total Materials Management: Achieving

More information

RAPID PROTOTYPING OF DIGITAL SYSTEMS Second Edition

RAPID PROTOTYPING OF DIGITAL SYSTEMS Second Edition RAPID PROTOTYPING OF DIGITAL SYSTEMS Second Edition A Tutorial Approach James O. Hamblen Georgia Institute of Technology Michael D. Furman Georgia Institute of Technology KLUWER ACADEMIC PUBLISHERS Boston

More information

Computer Engineering: MS Program Overview, Fall 2013

Computer Engineering: MS Program Overview, Fall 2013 Computer Engineering: MS Program Overview, Fall 2013 Prof. Steven Nowick (nowick@cs.columbia.edu) Chair, (on sabbatical) Prof. Charles Zukowski (caz@columbia.edu) Acting Chair, Overview of Program The

More information

Hyper Node Torus: A New Interconnection Network for High Speed Packet Processors

Hyper Node Torus: A New Interconnection Network for High Speed Packet Processors 2011 International Symposium on Computer Networks and Distributed Systems (CNDS), February 23-24, 2011 Hyper Node Torus: A New Interconnection Network for High Speed Packet Processors Atefeh Khosravi,

More information

Final report for. SoC-SME feasibility project

Final report for. SoC-SME feasibility project Final report for SoC-SME feasibility project 2002-06-14 Project partners: ITEK: Association of Danish IT-, Telecomm's-, Electronics- and "Kommunications" companies VI: The association of Swedish Engineering

More information

Load Balancing & DFS Primitives for Efficient Multicore Applications

Load Balancing & DFS Primitives for Efficient Multicore Applications Load Balancing & DFS Primitives for Efficient Multicore Applications M. Grammatikakis, A. Papagrigoriou, P. Petrakis, G. Kornaros, I. Christophorakis TEI of Crete This work is implemented through the Operational

More information

Qsys and IP Core Integration

Qsys and IP Core Integration Qsys and IP Core Integration Prof. David Lariviere Columbia University Spring 2014 Overview What are IP Cores? Altera Design Tools for using and integrating IP Cores Overview of various IP Core Interconnect

More information

Emerging Trends in Software Testing Introduction to course

Emerging Trends in Software Testing Introduction to course Emerging Trends in Software Testing Introduction to course 12.9.2012 Lecture will start at 14.15 Material in Noppa: https://noppa.oulu.fi/noppa/ kurssi/811601s/luennot Ilkka Tervonen 1 SoSE is a doctoral

More information

An Initiative towards Open Network-on-Chip Benchmarks

An Initiative towards Open Network-on-Chip Benchmarks An Initiative towards Open Network-on-Chip Benchmarks Cristian Grecu 1, Andrè Ivanov 1, Partha Pande 2, Axel Jantsch 3, Erno Salminen 4, Umit Ogras 5, Radu Marculescu 5 Abstract 1 University of British

More information

Dissemination of air quality information in Finland the national air quality portal

Dissemination of air quality information in Finland the national air quality portal Macedonian Twinning Project Study Tour in Finland 27-31.8.2007 Dissemination of air quality information in Finland the national air quality portal Virpi Tarvainen Head of Research Group Air Quality Research

More information

Coupling TDM NoC and DRAM Controller for Cost and Performance Optimization of Real-Time Systems

Coupling TDM NoC and DRAM Controller for Cost and Performance Optimization of Real-Time Systems Coupling TDM NoC and DRAM Controller for Cost and Performance Optimization of Real-Time Systems Manil Dev Gomony, Benny Akesson, and Kees Goossens Eindhoven University of Technology, The Netherlands Czech

More information

NELI-Programme. Kymenlaakso Logistics Development Programme 2007-2013. Raija Salo, March 2009

NELI-Programme. Kymenlaakso Logistics Development Programme 2007-2013. Raija Salo, March 2009 NELI-Programme Kymenlaakso Logistics Development Programme 2007-2013 Raija Salo, March 2009 NELI- Programme in Kymenlaakso Kymenlaakso is located in South- Eastern part of Finland ~300 km to St.Petersburg

More information

ESTC2014 September 16-18, 2014 Helsinki, Finland

ESTC2014 September 16-18, 2014 Helsinki, Finland ESTC2014 September 16-18, 2014 Helsinki, Finland Electronics System-Integration Technology Conference ESTC2014 Helsinki ESTC2008 London ESTC2012 Amsterdam ESTC2010 Berlin ESTC2006 Dresden Electronics System-Integration

More information

MULTIPOS D5.3 Version 1.0 Winter School 1

MULTIPOS D5.3 Version 1.0 Winter School 1 MULTIPOS D5.3 Version 1.0 Winter School 1 Contractual Date of Delivery: T0 + 17 (months) Actual Date of Delivery: T0 + 17 (months) Editor: Jari Nurmi Author(s): Jari Nurmi Participant(s): TUT Work package:

More information

Essential Fault-Tolerance Metrics for NoC Infrastructures

Essential Fault-Tolerance Metrics for NoC Infrastructures Essential Fault-Tolerance Metrics for NoC Infrastructures Cristian Grecu 1, Lorena Anghel 2, Partha P. Pande 3, André Ivanov 1, Resve Saleh 1 1 University of British Columbia, 2 TIMA Laboratory, 3 Washington

More information

An Event-Based Monitoring Service for Networks on Chip

An Event-Based Monitoring Service for Networks on Chip An Event-Based Monitoring Service for Networks on Chip CALIN CIORDAS and TWAN BASTEN Eindhoven University of Technology and ANDREI RĂDULESCU, KEES GOOSSENS, and JEF VAN MEERBERGEN Philips Research Networks

More information

DYNOC: A DYNAMIC INFRASTRUCTURE FOR COMMUNICATION IN DYNAMICALLY RECONFIGURABLE DEVICES

DYNOC: A DYNAMIC INFRASTRUCTURE FOR COMMUNICATION IN DYNAMICALLY RECONFIGURABLE DEVICES DYNOC: A DYNAMIC INFRASTRUCTURE FOR COMMUNICATION IN DYNAMICALLY RECONFIGURABLE DEVICES Christophe Bobda, Ali Ahmadinia Mateusz Majer, Jürgen Teich Department of Computer Science 12 University of Erlangen-Nuremberg

More information

System-on. on-chip Design Flow. Prof. Jouni Tomberg Tampere University of Technology Institute of Digital and Computer Systems. jouni.tomberg@tut.

System-on. on-chip Design Flow. Prof. Jouni Tomberg Tampere University of Technology Institute of Digital and Computer Systems. jouni.tomberg@tut. System-on on-chip Design Flow Prof. Jouni Tomberg Tampere University of Technology Institute of Digital and Computer Systems jouni.tomberg@tut.fi 26.03.2003 Jouni Tomberg / TUT 1 SoC - How and with whom?

More information

A Hardware and Software Monitor for High-Level System-on-Chip Verification

A Hardware and Software Monitor for High-Level System-on-Chip Verification A Hardware and Software Monitor for High-Level System-on-Chip Verification M. El Shobaki and L. Lindh International Symposium on Quality Electronic Design, 2001 Presenter: Gu, Ruei-Ting What s the problem?

More information

Application-Specific 3D Network-on-Chip Design Using Simulated Allocation

Application-Specific 3D Network-on-Chip Design Using Simulated Allocation Application-Specific 3D Network-on-Chip Design Using Simulated Allocation Pingqiang Zhou Ping-Hung Yuh Sachin S. Sapatnekar Department of Electrical Department of Computer Science Department of Electrical

More information

Architectures and Platforms

Architectures and Platforms Hardware/Software Codesign Arch&Platf. - 1 Architectures and Platforms 1. Architecture Selection: The Basic Trade-Offs 2. General Purpose vs. Application-Specific Processors 3. Processor Specialisation

More information

A Dual-Layer Bus Arbiter for Mixed-Criticality Systems with Hypervisors

A Dual-Layer Bus Arbiter for Mixed-Criticality Systems with Hypervisors A Dual-Layer Bus Arbiter for Mixed-Criticality Systems with Hypervisors Bekim Cilku, Bernhard Frömel, Peter Puschner Institute of Computer Engineering Vienna University of Technology A1040 Wien, Austria

More information

Towards a Design Space Exploration Methodology for System-on-Chip

Towards a Design Space Exploration Methodology for System-on-Chip BULGARIAN ACADEMY OF SCIENCES CYBERNETICS AND INFORMATION TECHNOLOGIES Volume 14, No 1 Sofia 2014 Print ISSN: 1311-9702; Online ISSN: 1314-4081 DOI: 10.2478/cait-2014-0008 Towards a Design Space Exploration

More information

Real-time Processor Interconnection Network for FPGA-based Multiprocessor System-on-Chip (MPSoC)

Real-time Processor Interconnection Network for FPGA-based Multiprocessor System-on-Chip (MPSoC) Real-time Processor Interconnection Network for FPGA-based Multiprocessor System-on-Chip (MPSoC) Stefan Aust, Harald Richter Department of Computer Science Clausthal University of Technology Julius-Albert-Str.

More information

Chapter 12: Multiprocessor Architectures. Lesson 04: Interconnect Networks

Chapter 12: Multiprocessor Architectures. Lesson 04: Interconnect Networks Chapter 12: Multiprocessor Architectures Lesson 04: Interconnect Networks Objective To understand different interconnect networks To learn crossbar switch, hypercube, multistage and combining networks

More information

THE NORDIC MODEL. Embracing globalization and sharing risks

THE NORDIC MODEL. Embracing globalization and sharing risks THE NORDIC MODEL Embracing globalization and sharing risks Torben M. Andersen, Bengt Holmström, Seppo Honkapohja, Sixten Korkman, Hans Tson Söderström, Juhana Vartiainen The Research Institute of the Finnish

More information

Quality-of-service and error control techniques for mesh-based network-on-chip architectures

Quality-of-service and error control techniques for mesh-based network-on-chip architectures INTEGRATION, the VLSI journal 38 (25) 353 382 www.elsevier.com/locate/vlsi Quality-of-service and error control techniques for mesh-based network-on-chip architectures Praveen Vellanki, Nilanjan Banerjee,

More information

A Monitoring-Aware Network-on-Chip Design Flow

A Monitoring-Aware Network-on-Chip Design Flow A Monitoring-Aware Network-on-Chip Design Flow Calin Ciordas a Andreas Hansson a Kees Goossens b Twan Basten a a Eindhoven University of Technology, {c.ciordas,m.a.hansson,a.a.basten}@tue.nl b Philips

More information

SoC-Based Microcontroller Bus Design In High Bandwidth Embedded Applications

SoC-Based Microcontroller Bus Design In High Bandwidth Embedded Applications SoC-Based Microcontroller Bus Design In High Bandwidth Embedded Applications White Paper Abstract 32-bit embedded designs increasingly require real-time control of highbandwidth data streams over a network.

More information

TRACKER: A Low Overhead Adaptive NoC Router with Load Balancing Selection Strategy

TRACKER: A Low Overhead Adaptive NoC Router with Load Balancing Selection Strategy TRACKER: A Low Overhead Adaptive NoC Router with Load Balancing Selection Strategy John Jose, K.V. Mahathi, J. Shiva Shankar and Madhu Mutyam PACE Laboratory, Department of Computer Science and Engineering

More information