OpenSPARC Program. David Weaver Principal Engineer, UltraSPARC Architecture Principal OpenSPARC Evangelist Sun Microsystems, Inc. www.opensparc.



Similar documents
Eli Levi Eli Levi holds B.Sc.EE from the Technion.Working as field application engineer for Systematics, Specializing in HDL design with MATLAB and

Systems on Chip Design

7a. System-on-chip design and prototyping platforms

Course Development of Programming for General-Purpose Multicore Processors

Agenda. Michele Taliercio, Il circuito Integrato, Novembre 2001

Design Cycle for Microprocessors

OpenSPARC T1 Processor

Four Keys to Successful Multicore Optimization for Machine Vision. White Paper

Rapid System Prototyping with FPGAs

Scaling Hadoop for Multi-Core and Highly Threaded Systems

OpenSoC Fabric: On-Chip Network Generator

Effective Utilization of Multicore Processor for Unified Threat Management Functions

Multi-core Curriculum Development at Georgia Tech: Experience and Future Steps

SoC Curricula at Tallinn Technical University

Hardware Based Flash Memory Failure Characterization Platform

Architectures and Platforms

Data Center and Cloud Computing Market Landscape and Challenges

CFD Implementation with In-Socket FPGA Accelerators

Seeking Opportunities for Hardware Acceleration in Big Data Analytics

PERFORMANCE ANALYSIS OF KERNEL-BASED VIRTUAL MACHINE

CLOUD COMPUTING Y SU IMPACTO EN LA INFORMATICA

World-wide University Program

Universal Flash Storage: Mobilize Your Data

Embedded Development Tools

Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai Jens Onno Krah

FPGA-based Multithreading for In-Memory Hash Joins

Lecture 1 Introduction to Parallel Programming

Von der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor

Hardware/Software Co-Design of a Java Virtual Machine

PyMTL and Pydgin Tutorial. Python Frameworks for Highly Productive Computer Architecture Research

Getting Started with Embedded System Development using MicroBlaze processor & Spartan-3A FPGAs. MicroBlaze

Software Distributed Shared Memory Scalability and New Applications

Reconfigurable Architecture Requirements for Co-Designed Virtual Machines

Virtualization and Other Tricks.

Keysight M9485A PXIe Multiport Vector Network Analyzer. Configuration Guide

VIRTUALIZING ENTERPRISE APPLICATION INFRASTRUCTURE WITH SUN CHIP MULTITHREADING (CMT) TECHNOLOGY

Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com

Accelerate Cloud Computing with the Xilinx Zynq SoC

Echtzeittesten mit MathWorks leicht gemacht Simulink Real-Time Tobias Kuschmider Applikationsingenieur

MPI / ClusterTools Update and Plans

A Scalable VISC Processor Platform for Modern Client and Cloud Workloads

Virtualization Technologies and Blackboard: The Future of Blackboard Software on Multi-Core Technologies

Eingebettete Systeme. 4: Entwurfsmethodik, HW/SW Co-Design. Technische Informatik T T T

A New, High-Performance, Low-Power, Floating-Point Embedded Processor for Scientific Computing and DSP Applications

Parallel Algorithm Engineering

FPGA Accelerator Virtualization in an OpenPOWER cloud. Fei Chen, Yonghua Lin IBM China Research Lab

Introducción. Diseño de sistemas digitales.1

How To Understand The Design Of A Microprocessor

Multi-core Programming System Overview

Parallel Programming Survey

Energiatehokas laskenta Ubi-sovelluksissa

Curriculum for a Master s Degree in ECE with focus on Mixed Signal SOC Design

Electronic system-level development: Finding the right mix of solutions for the right mix of engineers.

Extending the Power of FPGAs. Salil Raje, Xilinx

System Software Integration: An Expansive View. Overview

Scaling from Datacenter to Client

Data Centric Systems (DCS)

ELEC 5260/6260/6266 Embedded Computing Systems

Digital Systems Design! Lecture 1 - Introduction!!

OpenSPARC: An Open Platform for Hardware Reliability Experimentation

Hardware Acceleration for High-density Datacenter Monitoring

Sun Constellation System: The Open Petascale Computing Architecture

ARM Cortex -A8 SBC with MIPI CSI Camera and Spartan -6 FPGA SBC1654

ESE566 REPORT3. Design Methodologies for Core-based System-on-Chip HUA TANG OVIDIU CARNU

Software Development with Real- Time Workshop Embedded Coder Nigel Holliday Thales Missile Electronics. Missile Electronics

Aims and Objectives. E 3.05 Digital System Design. Course Syllabus. Course Syllabus (1) Programmable Logic

2. Scope of the DE0 Board and Supporting Material

High Performance or Cycle Accuracy?

Control 2004, University of Bath, UK, September 2004

Sun CoolThreads Servers and Zeus Technology Next-generation load balancing and application traffic management

Solaris Virtualization and the Xen Hypervisor Frank Hofmann

A Configurable Hardware Scheduler for Real-Time Systems

IBM Software Group. Lotus Domino 6.5 Server Enablement

The Advanced JTAG Bridge. Nathan Yawn 05/12/09

BSc in Computer Engineering, University of Cyprus

The Art of Virtualization with Free Software

Agenda. HPC Software Stack. HPC Post-Processing Visualization. Case Study National Scientific Center. European HPC Benchmark Center Montpellier PSSC

Going Linux on Massive Multicore

SUN IN EDUCATION & RESEARCH -Universities, -K12, -Teaching Hospitals, -Military Academies -Government Research -Academic SpinOff

~ Greetings from WSU CAPPLab ~

Parallelization of video compressing with FFmpeg and OpenMP in supercomputing environment

EEM870 Embedded System and Experiment Lecture 1: SoC Design Overview

International Journal of Scientific & Engineering Research, Volume 4, Issue 6, June ISSN

CSE467: Project Phase 1 - Building the Framebuffer, Z-buffer, and Display Interfaces

Jonathan C. Sevy. Software and Systems Engineering Experience

Virtuoso and Database Scalability

There are a number of factors that increase the risk of performance problems in complex computer and software systems, such as e-commerce systems.

Professional Training Program

Introduction to System-on-Chip

Towards OpenMP Support in LLVM

System-on. on-chip Design Flow. Prof. Jouni Tomberg Tampere University of Technology Institute of Digital and Computer Systems.

OpenPOWER Outlook AXEL KOEHLER SR. SOLUTION ARCHITECT HPC

Pre-tested System-on-Chip Design. Accelerates PLD Development

Ahsay BackupBox v1.0. Deployment Guide. Ahsay TM Online Backup - Development Department

Full and Para Virtualization

Copyright 2012, Oracle and/or its affiliates. All rights reserved.

GPU System Architecture. Alan Gray EPCC The University of Edinburgh

Workshop on Post-silicon Debug: Technologies, Methodologies, and Best Practices

Easier - Faster - Better

High-Level Synthesis for FPGA Designs

Transcription:

OpenSPARC Program David Weaver Principal Engineer, UltraSPARC Architecture Principal OpenSPARC Evangelist Sun Microsystems, Inc. 1

Agenda What is OpenSPARC? OpenSPARC University Program OpenSPARC Resources 2

The open-source versions of Sunʼs UltraSPARC T1 & T2 microprocessors, chip multi-threaded multi-core designs. 3

World's First 64-bit Open Source Microprocessor Governed by GPLv2 4

Complete Processor Architecture Freely downloadable now: OpenSPARC T1 RTL (Verilog) OpenSPARC T2 RTL (Verilog) OpenSPARC T2 developer resources > Documentation > Simulation tools > Verification Package Plus other essential CMT developer tools And links to partner sites All available on opensparc.net 5

Is Building Momentum Innovation will happen everywhere Innovation Happens Everywhere ~10,000 downloads 6

OpenSPARC University Program 7

University Programs for OpenSPARC Sun supports academic use of OpenSPARC > Collaborations > Centers of Excellence (CoE) > For university: > access to real, modern industrial microprocessor designs and full verification test suites! > publicity and prestige that aids in obtaining grants > Sharing of course material on OpenSPARC website > Hosting of projects on OpenSPARC website > Go to www.opensparc.net to see more 8

University Uses for OpenSPARC Starting point for lab courses > a working design that can be modified for lab projects in computer architecture or VLSI design courses Real-world input to test robustness of CAD tools and simulators developed at Univ. > major industry CAD tool vendors already doing this! Burn derivative processors into FPGAs > quick design iterations > high-speed emulation Trigger spin-off/start-up ventures? 9

University Uses for OpenSPARC (cont.) Experimental processor designs > highly threaded, high-bandwidth network processor > add more FPUs, for highly threaded HPC > > > > processing node add crytographic processing elements, for highbandwidth crypto engine add coprocessors for specialized functions research into optimizing useful work done per watt of power consumed (efficiency) computer architecture research - add/remove instructions, new operating modes 10

OpenSPARC Curriculum Hardware Hardware/Software Software Computer Architecture CMT programming Micro-Architecture Developer Tools VLSI Design Hypervisor Application Tuning (frontend & backend) Operating System Port Compilers FPGA implementation HW/SW Co-Design Optimization Tools I/O, memory interface Performance Studies Cool Tools Networking Algorithm development Security Virtualization Blend of Teaching, Lab and Research work 11

Donation Programs to Support OpenSPARC Teaching and Research Server Donations > T2000 or T5120 configurations > Sun internal sponsors submit requests FPGA Donations: ~120 requests received since Sept 8! > Xilinx OpenSPARC FPGA Evaluation Platform > Professors submit request at: http://www.opensparc.net/edu/ 12

Nine OpenSPARC Centers of Excellence 13

China Universities Go Open Developing 10 courses using OpenSPARC Translating OpenSPARC books to Chinese Training workshop for professors Oct. 29, 08 14

Taiwan Universities Join OpenSPARC Sun Microsystems, Inc., with the support of the Embedded Software Consortium under the Ministry of Education announced today the partnership with National Taiwan University, National Tsing Hua University (NTHU), and National Chiao Tung University to promote OpenSPARC technology development. In an announcement held on July 7th, in Taipei, Sridhar Vajapey, Sun Microsystems, gave the opening and talked about OpenSPARC program followed by Dr. Shyu, Dean of EECS of NTHU, representing MOE's SoC program, and Dr. Lee, Professor of NTHU and Director for MOE's ESW program. 15

University of Sao Paulo, Brazil Feb. 2008 Courses and Research in OpenSPARC Mar. 2008, 2 day IEEE Workshop on OpenSPARC Architecture Aug. 2008, Ph.D. student at USP, presented two topics related to OpenSPARC work being done at USP. > Random regression test for OpenSPARC T1 > Communication structure performance analysis based on transaction level modeling for OpenSPARC processors 16

University Work Highlights: Australia: High Performance Scientific Computation Courses Canada: Modeling Throughput of Fine-grained Multi-threaded Architectures & Multi-processor Scheduling India: Architecture, CMT & VLSI CAD courses Israel: Concurrent algorithms & Compilation, Multiprocessor programming Mexico: Coursework in concurrent computing Spain: Paper on Improving Search Engines Performance on Multi-threading Processors" accepted at VECPAR 2008; Computer architecture masters courses 17

University Highlights, Cont. Sweden: CMT courses & research Switzerland: SW Transactional memory UK: Multiprocessing & concurrent programming courses, FPGA USA: VLSI design, Coverage-directed test generation, NSF network test bed, Reliability Aware Computer Architecture course, thread scheduling and power, memory models, concurrent data structures, work on findbugs (for heavily threaded programs) 18

OpenSPARC: Resources Downloads Books Online training FPGA Curricula 19

T1: What's Available- for HW Engineering RTL (Verilog) of OpenSPARC T1 design (8 cores, 32 threads 14 million lines of code!) RTL for reduced OpenSPARC, for FPGA Synthesis scripts for RTL Verification test suites UltraSPARC Architecture 2005 spec UltraSPARC T1 implementation spec Full OpenSPARC simulation environment CoolTools - including Sun Studio software, SPARC-optimized GCC compiler, development tools, ATS, etc 20

T1: What's Available - for SW Engineering Architecture and Performance Modeling Package, including: > SAS Instruction-accurate SPARC Architecture Simulator (includes source code) > SAM SPARC instruction-accurate full-system simulator (includes source code) > Solaris Images for simulation: Solaris 10, Hypervisor, OBP > Legion SPARC full-system simulation model for Software Developers (includes source code) > Hypervisor source code > Documentation 21

OpenSPARC/Niagara in textbooks Computer Architecture: A Quantitative Approach, 4th edition by John Hennessy and David Patterson Oct. 2006 Published Nov. 2007 22

Solaris Application Programming Author: Darryl Gove Performance Analyst Sun Microsystems Published January 2008 "Solaris Application Programming... gives you the background information, tips, and techniques for developing, optimizing, and debugging applications on Solaris." http://www.sun.com/books/catalog/solaris_app_programming.xml 23

Using OpenMP Portable Shared Memory Parallel Programming Published October 2007 Authors: Barbara Chapman Professor of Computer Science University of Houston Gabriele Jost Principal Member of Technical Staff Application Server Performance Eng. Oracle, Inc. Ruud van der Pas Senior Staff Engineer Sun Microsystems 24

New Book Written by a team of OpenSPARC designers, developers and programmers A how to book to guide users as they develop their own OpenSPARC designs. Buy on Lulu.com Amazon.com, or download free PDF at 25

New Online Training Available Slide-Cast Presentations by Sun Engineers 1. OpenSPARC Program 2. Chip Multi-Threading 3. Architecture 4. T1 Overview 5. T2 Overview 6. What's available 7. FPGA 8. Simulators 9. Hyperviser & Virtualisation 10. Compiler 11. OpenSolaris 12. Community Participation 26

Xilinx OpenSPARC Evaluation Kit ML505 board with XC5VLX110T FPGA upgrade Includes USB interface for FPGA programming Tested with OpenSPARC T1 release 1.6 design Ships With: FPGA Board, with power supply and 256 MB DRAM Platform USB download cable Host to host SATA crossover cable Compact flash card with OpenSPARC T1 1.6 ace files 27

Kit Contents 28

Curricula: Use Others', Share Yours Growing community of faculty using and sharing their OpenSPARC curricula http://wiki.opensparc.net/bin/view.pl/coursematerial 29

More Curricula Available http://wiki.opensparc.net/bin/view.pl/coursematerial 30

Why OpenSPARC? View Excerpts from Education and Research Conference 2008, Carnegie Mellon University Professor Dr. James Hoe's highlights from the Panel Discussion at the ERC. (7:27) at http://www.opensparc.net/publications/videos/erc-highlights-dr.-james-hoe.html 31

64 bit, 64 threads, and free http://opensparc.net 32

OpenSPARC Program David Weaver Principal Engineer, UltraSPARC Architecture Principal OpenSPARC Evangelist Sun Microsystems, Inc. 33