Chapter 10 BINARY ARITHMETIC, DECODING AND MUX LOGIC UNITS

Similar documents
Combinational circuits

Understanding Logic Design

earlier in the semester: The Full adder above adds two bits and the output is at the end. So if we do this eight times, we would have an 8-bit adder.

Let s put together a Manual Processor

Binary Adders: Half Adders and Full Adders

Gates, Plexers, Decoders, Registers, Addition and Comparison

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

5 Combinatorial Components. 5.0 Full adder. Full subtractor

Digital Design with VHDL

COMBINATIONAL CIRCUITS

Take-Home Exercise. z y x. Erik Jonsson School of Engineering and Computer Science. The University of Texas at Dallas

(Refer Slide Time: 00:01:16 min)

Memory unit. 2 k words. n bits per word

Chapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

Chapter 8. Sequential Circuits for Registers and Counters

ASYNCHRONOUS COUNTERS

ENGI 241 Experiment 5 Basic Logic Gates

(1) /30 (2) /30 (3) /40 TOTAL /100

EXERCISES OF FUNDAMENTALS OF COMPUTER TECHNOLOGY UNIT 5. MEMORY SYSTEM

Read-only memory Implementing logic with ROM Programmable logic devices Implementing logic with PLDs Static hazards

C H A P T E R. Logic Circuits

Figure 8-1 Four Possible Results of Adding Two Bits

Counters and Decoders

Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:

Programming A PLC. Standard Instructions

ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT

Sistemas Digitais I LESI - 2º ano

Systems I: Computer Organization and Architecture

Interfacing Analog to Digital Data Converters

Digital circuits make up all computers and computer systems. The operation of digital circuits is based on

DIGITAL LOGIC CURRENT FLOW

Lecture 12: More on Registers, Multiplexers, Decoders, Comparators and Wot- Nots

Using Logic to Design Computer Components

CPU Organisation and Operation

Philadelphia University Faculty of Information Technology Department of Computer Science Semester, 2007/2008.

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

Combinational Logic Design

LOGICOS SERIE Precios sujetos a variación. Ref. Part # Descripción Precio Foto Ref. Quad 2-Input NOR Buffered B Series Gate / PDIP-14

Digital Design. Assoc. Prof. Dr. Berna Örs Yalçın

Copyright Peter R. Rony All rights reserved.

Gates, Circuits, and Boolean Algebra

Multiplexers and Demultiplexers

Two-level logic using NAND gates

Single channel data transceiver module WIZ2-434

ETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies

Design and Implementation of an Open Ended Automated Vault Security System

A single register, called the accumulator, stores the. operand before the operation, and stores the result. Add y # add y from memory to the acc

Course Structure of Three Year Degree B.A Programme in Computer Application under Semester System of Dibrugarh University (General Programme)

Chapter 01: Introduction. Lesson 02 Evolution of Computers Part 2 First generation Computers

United States Naval Academy Electrical and Computer Engineering Department. EC262 Exam 1

WEEK 8.1 Registers and Counters. ECE124 Digital Circuits and Systems Page 1

A s we saw in Chapter 4, a CPU contains three main sections: the register section,

Introduction to Xilinx System Generator Part II. Evan Everett and Michael Wu ELEC Spring 2013

Interconnection Networks. Interconnection Networks. Interconnection networks are used everywhere!

Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.

Decimal Number (base 10) Binary Number (base 2)

List of Experiment. 8. To study and verify the BCD to Seven Segments DECODER.(IC-7447).

Parallel Port Interfacing with Switches, Keypad and Rotatory encoder

ELEC EXPERIMENT 1 Basic Digital Logic Circuits

Digital Systems. Syllabus 8/18/2010 1

COMP 303 MIPS Processor Design Project 4: MIPS Processor Due Date: 11 December :59

2. What is the maximum value of each octet in an IP address? A. 28 B. 255 C. 256 D. None of the above

Method for Multiplier Verication Employing Boolean Equivalence Checking and Arithmetic Bit Level Description

Sequential 4-bit Adder Design Report

Chapter 1. Computation theory

Central Processing Unit

MICROPROCESSOR. Exclusive for IACE Students iacehyd.blogspot.in Ph: /422 Page 1

Computer Basics: Chapters 1 & 2

Lab 17: Building a 4-Digit 7-Segment LED Decoder

Chapter 2 Logic Gates and Introduction to Computer Architecture

Standart TTL, Serie Art.Gruppe


Building Blocks for Digital Design

exclusive-or and Binary Adder R eouven Elbaz reouven@uwaterloo.ca Office room: DC3576

COMPUTER ARCHITECTURE. Input/Output

Semiconductor MSM82C43

Communication Networks. MAP-TELE 2011/12 José Ruela

DESIGN OF AN ERROR DETECTION AND DATA RECOVERY ARCHITECTURE FOR MOTION ESTIMATION TESTING APPLICATIONS

Admin. ECE 550: Fundamentals of Computer Systems and Engineering. Last time. VHDL: Behavioral vs Structural. Memory Elements

ADVANCED IC REVERSE ENGINEERING TECHNIQUES: IN DEPTH ANALYSIS OF A MODERN SMART CARD. Olivier THOMAS Blackhat USA 2015

EE360: Digital Design I Course Syllabus

Life Cycle of a Memory Request. Ring Example: 2 requests for lock 17

Gray Code Generator and Decoder by Carsten Kristiansen Napier University. November 2004

High Speed Gate Level Synchronous Full Adder Designs

Computer Networks. Definition of LAN. Connection of Network. Key Points of LAN. Lecture 06 Connecting Networks

3.Basic Gate Combinations

Efficient Teaching of Digital Design with Automated Assessment and Feedback

Computer organization

ECE410 Design Project Spring 2008 Design and Characterization of a CMOS 8-bit Microprocessor Data Path

A N. O N Output/Input-output connection

What is a System on a Chip?

e.g. τ = 12 ps in 180nm, 40 ps in 0.6 µm Delay has two components where, f = Effort Delay (stage effort)= gh p =Parasitic Delay

Part Number Description Packages available

RAM & ROM Based Digital Design. ECE 152A Winter 2012

Multiplexers and demultiplexers

Design Verification & Testing Design for Testability and Scan

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Transcription:

Chapter 10 BINARY ARITHMETIC, DECODING AND MUX LOGIC UNITS

Lesson 5 Multiplexer Ch10L5-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2

Outline Multiplexer 2 of 1 and 4 of 1 line multiplexer 8 of 1 4 of 16 line multiplexer Multiplexers Arranged as tree Ch10L5-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 3

Multiplexer A circuit that sends the binary information from one of the input line to the output and that line is selected as per the address or channel select bits. A circuit that selects the input line among the input lines as per channel-selector logicinputs and gives that line input at the output. A multiplexer selects a unique input line according to the address or channel selector inputs to it Ch10L5-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 4

Multiplexer Applications Sharing the Boolean function circuit outputs, ports, devices and resources Logic Design of circuits Ch10L5-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 5

n to 1 Multiplexer A circuit, which takes the 2 n -input line but presumes with only one = active and gives that at output Selection is using n-address (channel) select bits Ch10L5-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 6

Outline Multiplexer 2 of 1 and 4 of 1 line multiplexers 8 of 1line multiplexer 4 of 16 line multiplexer Multiplexers Arranged as tree Ch10L5-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 7

2-channel input-selector (2 to 1 multiplexer) One channel selector pin A (= 0 for channel or Boolean function F and = 1 0 for channel F ) 1 Ch10L5-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 8

Multiplexer as Line Selector Assume that we have two logic circuits that provide the outputs. One is for a logic function F and other is for F. 0 1 We have to select only one by giving appropriate instruction at the pins called address pin or channel select pin A. A multiplexer will select for the output only one of F or F 0 1 Ch10L5-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 9

2 of 1 Multiplexer Inputs Select Input Output I0 I1 A Y F0 F1 0 F0 F0 F1 1 F 1 F1 F0 I1 I0 F0 or F1 A Ch10L5-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 10

4 of 1 Multiplexer Inputs Select Input I0 I1 I2 I3 A1 A0 Output F0 F1 F2 F3 0 0 F0 F0 F1 F2 F3 0 1 F1 F0 F1 F2 F3 1 0 F2 F0 F1 F2 F3 1 1 F3 Y Ch10L5-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 11

4 of 1 Multiplexer F3 I3 F2 I2 F0 or F1 or F1 I1 Y F2 or F3 F0 I0 A1 A0 Ch10L5-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 12

Outline Multiplexer 2 of 1 and 4 of 1 line multiplexers 8 of 1 line multiplexer 4 of 16 line multiplexer Multiplexers Arranged as tree Ch10L5-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 13

Inputs 8 of 1 Multiplexer Select Inputs Output I7... I0 000 I0 I7... I0 001 I1 I7... I0.... I7... I0 111 Y0 I7 Ch10L5-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 14

F7 F6 F5 F4 F3 F2 F1 F0 I7 I6 I5 I4 I3 I2 I1 I0 A2 A1 A0 8 of 1 Multiplexer Y F0 or F1 or F2 or F3 Ch10L5-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 15

Outline Multiplexer 2 of 1 and 4 of 1 line multiplexers 8 of 1 line multiplexer 4 line of 16 line multiplexer Multiplexers Arranged as tree Ch10L5-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 16

16 of 1 (16 line to 4line) Multiplexer with one input and one output control (enabling/disabling) pin G A15. A1 A0.. Y G = 0 enables the output Ch10L5-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 17

16 of 1 (8 line to 3 line) Multiplexer with one output control (enabling/disabling) pin OE A15. A0.. A2 A1 A0 Ch10L5-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 18 Y OE = 0 means enable the input

Outline Multiplexer 2 of 1 and 4 of 1 line multiplexers 8 of 1 line multiplexer 4 of 16 line multiplexer Multiplexers Arranged as tree Ch10L5-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 19

Tree We get the (m of 1) multiplexing from i numbers of the (m of 1) multiplexers when the multiplexers arranged as a tree Here m = i.m where i is an integer and m = 2 n where n is the number of channel selector lines at each of the i multiplexers Ch10L5-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 20

A3A2A1A0 I0. I3 I4.. I7 I8.. I11 Multiplexer Tree Y F0 or.. or F15 I12.. I15 Ch10L5-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 21

Summary Ch10L5-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 22

Multiplexer A multiplexer provides output path (channel) for the one channel data from the number of channels at a given instant. Its important application is in sharing the circuits, ports, devices and resources. A number of multiplexers can be arranged in tree topology to obtain a bigger numbers of channel-multiplexer A multiplexer has control gate pin(s) for output enable Ch10L5-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 23

End of Lesson 5 on Multiplexer Ch10L5-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 24

THANK YOU Ch10L5-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 25

2024 © DocPlayer.net Privacy Policy | Terms of Service | Feedback  | Do Not Sell My Personal Information