A Hardware and Software Monitor for High-Level System-on-Chip Verification



Similar documents
A Hardware and Software Monitor for High-Level System-on-Chip Verification

System Software Integration: An Expansive View. Overview

Product Development Flow Including Model- Based Design and System-Level Functional Verification

SystemC Tutorial. John Moondanos. Strategic CAD Labs, INTEL Corp. & GSRC Visiting Fellow, UC Berkeley

BY STEVE BROWN, CADENCE DESIGN SYSTEMS AND MICHEL GENARD, VIRTUTECH

On-Chip Monitoring for Non- Intrusive Hardware/Software Observability

Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai Jens Onno Krah

Electronic system-level development: Finding the right mix of solutions for the right mix of engineers.

Model-based system-on-chip design on Altera and Xilinx platforms

Run-Time Scheduling Support for Hybrid CPU/FPGA SoCs

Testing of Digital System-on- Chip (SoC)

SoC Design Lecture 12: MPSoC Multi-Processor System-on-Chip. Shaahin Hessabi Department of Computer Engineering Sharif University of Technology

Seamless Hardware/Software Performance Co-Monitoring in a Codesign Simulation Environment with RTOS Support

Early Hardware/Software Integration Using SystemC 2.0

What is a System on a Chip?

DIPLODOCUS: An Environment for. the Hardware/Software Partitioning of. Institut Mines-Telecom. Complex Embedded Systems

Von der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor

CoreSight SoC enabling efficient design of custom debug and trace subsystems for complex SoCs

Embedded Systems. 6. Real-Time Operating Systems

FPGA Prototyping Primer

Eli Levi Eli Levi holds B.Sc.EE from the Technion.Working as field application engineer for Systematics, Specializing in HDL design with MATLAB and

Architectures and Platforms

Tensilica Software Development Toolkit (SDK)

7a. System-on-chip design and prototyping platforms

Codesign: The World Of Practice

Agenda. Michele Taliercio, Il circuito Integrato, Novembre 2001

Electronic systems prototyping: Tools and methodologies for a better observability.

Development With ARM DS-5. Mervyn Liu FAE Aug. 2015

Pre-tested System-on-Chip Design. Accelerates PLD Development

The functions of system LSI become more and more complicated

GEDAE TM - A Graphical Programming and Autocode Generation Tool for Signal Processor Applications

Multiprocessor System-on-Chip

Embedded Software development Process and Tools:

Outline. Introduction. Multiprocessor Systems on Chip. A MPSoC Example: Nexperia DVP. A New Paradigm: Network on Chip

System-on. on-chip Design Flow. Prof. Jouni Tomberg Tampere University of Technology Institute of Digital and Computer Systems.

A Configurable Hardware Scheduler for Real-Time Systems

An Event-Based Monitoring Service for Networks on Chip

System Level Virtual Prototyping becomes a reality with OVP donation from Imperas.

ESE566 REPORT3. Design Methodologies for Core-based System-on-Chip HUA TANG OVIDIU CARNU

Optimizing Configuration and Application Mapping for MPSoC Architectures

High Performance or Cycle Accuracy?

Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com

EEM870 Embedded System and Experiment Lecture 1: SoC Design Overview

Multi-/Many-core Modeling at Freescale

Tools Page 1 of 13 ON PROGRAM TRANSLATION. A priori, we have two translation mechanisms available:

Introduction to Functional Verification. Niels Burkhardt

Chapter 2 System Structures

Introduction to HW/SW Co-Design of Embedded Systems

Rapid System Prototyping with FPGAs

find model parameters, to validate models, and to develop inputs for models. c 1994 Raj Jain 7.1

Introduction to System-on-Chip

Software engineering for real-time systems

Altera Error Message Register Unloader IP Core User Guide

Trace Port Analysis for ARM7-ETM and ARM9-ETM Microprocessors

SPEED-POWER EXPLORATION OF 2-D INTELLIGENCE NETWORK- ON-CHIP FOR MULTI-CLOCK MULTI-MICROCONTROLLER ON 28nm FPGA (Zynq-7000) DESIGN

Virtual Platforms in System-on-Chip Design

DACOTA: Post-silicon Validation of the Memory Subsystem in Multi-core Designs. Presenter: Bo Zhang Yulin Shi

Notes and terms of conditions. Vendor shall note the following terms and conditions/ information before they submit their quote.

Universal Flash Storage: Mobilize Your Data

OPTIMIZE DMA CONFIGURATION IN ENCRYPTION USE CASE. Guillène Ribière, CEO, System Architect

Embedded Systems Engineering Certificate Program

Chapter 3 Operating-System Structures

Computer Engineering: Incoming MS Student Orientation Requirements & Course Overview

White Paper. S2C Inc Technology Drive, Suite 620 San Jose, CA 95110, USA Tel: Fax:

A Framework for Automatic Generation of Configuration Files for a Custom Hardware/Software RTOS

Embedded & Real-time Operating Systems

Components of a Computer System

National CR16C Family On-Chip Emulation. Contents. Technical Notes V

SOAP Based Distributed Simulation Environment for System-on-Chip (SoC) Design

Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip

EMBED Software Development in a System-Level Design Flow

Performance of Software Switching

Modeling Registers and Counters

Analysis of Hardware and Software Approaches to Embedded In-Circuit Emulation of Microprocessors

Design and Verification of Nine port Network Router

Extending the Power of FPGAs. Salil Raje, Xilinx

Parallel Digital Signal Processing: An Emerging Market

System-Level Performance Analysis for Designing On-Chip Communication Architectures

Computer System Design. System-on-Chip

How to Perform Real-Time Processing on the Raspberry Pi. Steven Doran SCALE 13X

Java Environment for Parallel Realtime Development Platform Independent Software Development for Multicore Systems

Introduction to Embedded Systems. Software Update Problem

AN FPGA FRAMEWORK SUPPORTING SOFTWARE PROGRAMMABLE RECONFIGURATION AND RAPID DEVELOPMENT OF SDR APPLICATIONS

OpenSPARC T1 Processor

Automating Root-Cause Analysis to Reduce Time to Find Bugs by Up to 50%

Leveraging Thin Hypervisors for Security on Embedded Systems

Tunable Embedded Software Development Platform

White Paper. Real-time Capabilities for Linux SGI REACT Real-Time for Linux

Beyond Virtualization: A Novel Software Architecture for Multi-Core SoCs. Jim Ready September 18, 2012

MARTe Framework. Middleware for RT Control Development

XtratuM integration on bespoke TTNoCbased. Assessment of the HW/SW.

How To Get A Computer Science Degree At Appalachian State

Processes and Non-Preemptive Scheduling. Otto J. Anshus

Switched Interconnect for System-on-a-Chip Designs

HARDWARE IMPLEMENTATION OF TASK MANAGEMENT IN EMBEDDED REAL-TIME OPERATING SYSTEMS

Extending Platform-Based Design to Network on Chip Systems

Software Tracing of Embedded Linux Systems using LTTng and Tracealyzer. Dr. Johan Kraft, Percepio AB

Attention. restricted to Avnet s X-Fest program and Avnet employees. Any use

Virtualization. Jia Rao Assistant Professor in CS

The Microsoft Windows Hypervisor High Level Architecture

Transcription:

A Hardware and Software Monitor for High-Level System-on-Chip Verification M. El Shobaki and L. Lindh International Symposium on Quality Electronic Design, 2001 Presenter: Gu, Ruei-Ting

What s the problem? As the complexity of SoC designs grows, it s important to move verification to higher abstraction-level (System-Level). System-Level Few events Gate-Level RTL Target System Many events 2/13

Outline Why the verification process need to take place at the system level? The proposed mechanism Experiment example Summary 3/13

Why system-level verification The SoC design complexity is increasing To verify a whole system using computer model simulation is time consuming Hardware/software co-simulation? It s not sufficient! 4/13

How to verify at the system-level Original idea: Software Monitors In RTOS (Real-Time Operating System) Provides process-level info» Task scheduling events» inter-process communication events» External interrupts, etc. The drawback of Software Monitors It s required to instrument the S/W with special monitor instructions The instrumentation utilizes target resources» Memory space, execution time from the CPUs 5/13

The proposed approach MAMon (Multipurpose/Multiprocessor Application Monitor) mechanism: A hardware-based monitoring system Make a SoC observable at different abstraction-levels both in H/W and S/W Advantages of MAMon Process-level events can be monitored without S/W overhead With no instruction on the system s timing behavior 6/13

MAMon overview The proposed monitoring system, called MAMon Probe Unit: HDL code Events database, Waveform graph tool 7/13 Events: 1. An access of a SoC IP 2. A certain condition on a bus (address, data, ) 3. An interrupt assertion, etc.

The Probe Unit Event Detector: Performs conditional comparisons (comparator) on input signals. On-chip memory buffer: Store the detected events (Event-sample format) 8/13

Host interface Host communication interface: Bi-directional Enhanced Parallel Port 9/13

The tool environment The tool environment provides the user to view and search the event samples received from PU The received data must be stored in filestructures that are optimal for searching 10/13

MAMon s tool environment Event-graph tool Displays portions of the event history Event-filter tool Used to hide excess information, and also can reduce the search-space 11/13

An example Monitoring a H/W-based RTOS kernel. RTU: Real-Time Unit For increasing RTOS performance Used as the single RTOS for both single- and multiprocessor systems No additional monitoring S/W is required on the target. 12/13

Conclusions On-chip support for monitoring and debugging is critically important. Traditional solutions can not keep pace with today s system speed, Limited pinouts in chip-packaging, and Difficulties in reaching the physical pins The MAMon mechanism On-chip monitoring and debugging in RTL and system-level, Non-intrusive and synchronous 13/13