Reconfig'09 Cancun, Mexico
|
|
|
- Victor Barrett
- 8 years ago
- Views:
Transcription
1 Reconfig'09 Cancun, Mexico New OPBHW Interface for Real-Time Partial Reconfiguration of FPGA Julien Delorme, Amor Nafkha, Pierre Leray, Christophe Moy SUPELEC/IETR 10 December 2009 SUPELEC - Campus de Rennes - France SCEE Signal, Communications et Electronique Embarquée IETR UMR CNRS 6164 Institut d'electronique et Télécommunications de Rennes
2 Experiments on Partial Reconfiguration of FPGA Prototyping PR since 2003 Developed our own design flow Virtex devices based on Xilinx tools (beyond usual use) Application domain: Software defined radio SDR domain is extremely demanding in both processing power and real-time flexibility PR has been foreseen for a while as an enabling technology for SDR Xilinx decided to develop this technology for SDR market Christophe MOY - SUPELEC - 10 December
3 SDR-oriented publications on Partial Reconfiguration 1. Dominique NUSSBAUM, Karim KALFALLAH, Raymond KNOPP, Christophe MOY, Amor NAFKHA, Pierre LERAY, Julien DELORME, Jacques PALICOT, Jerome MARTIN, Fabien CLERMIDY, Bertrand MERCIER, Renaud PACALET "Open Platform for Prototyping of Advanced Software Defined Radio and Cognitive Radio Techniques" DSD 09, 12th Euromicro Conference on Digital System Design, Aug. 2009, Patras, Greece 2. Christophe MOY, Amor NAFKHA, Pierre LERAY, Julien DELORME, Jacques PALICOT, Dominique NUSSBAUM, Karim KALFALLAH, Hervé CALLEWWAERT, Jérôme MARTIN, Fabien CLERMIDY, Bertrand MERCIER, Renaud PACALET "IDROMel: An Open Platform Addressing Advanced SDR Challenges" SDR Forum Technical Conference'08, November 2008, Washington DC, USA 3. Julien DELORME, Jérôme MARTIN, Amor NAFKHA, Christophe MOY, Fabien CLERMIDY, Pierre LERAY, Jacques PALICOT A FPGA partial reconfiguration design approach for cognitive radio based on NoC architecture NEWCAS'08, juin 2008, Montréal Canada 4. Amor NAFKHA, Julien DELORME, Renaud SEGUIER, Christophe MOY, Jacques PALICOT "A heterogeneous reconfigurable platform for cognitive radio systems" 5th Karlsruhe Workshop on Software Radios, WSR'08, Karlsruhe, Allemagne, Mars Loïg GODARD, Hongzhi WANG, Christophe MOY, Pierre LERAY "Common Operators Design on Dynamically Reconfigurable Hardware for SDR Systems" SDR Forum Technical Conference 07, Denver (USA), 5-9 November Jean-Philippe DELAHAYE, Pierre LERAY, Christophe MOY "Designing a Reconfigurable Processing Datapath for SDR over Heterogeneous Reconfigurable Platforms" SDR Forum Technical Conference 07, Denver (USA), 5-9 November Jean-Philippe DELAHAYE, Jacques PALICOT, Christophe MOY, Pierre LERAY Partial Reconfiguration of FPGAs for Dynamical Reconfiguration of a Software Radio Platform IST Mobile and Wireless Communications Summit'07, 1-5 July 2007, Budapest, Hungary 8. Jean-Philippe DELAHAYE, Pierre LERAY, Christophe MOY, Jacques PALICOT "Managing Dynamic Partial Reconfiguration on Heterogeneous SDR Platforms" SDR Forum Technical Conference 05, Anaheim (USA), November outstanding paper award Christophe MOY - SUPELEC - 10 December
4 PR real-time implementation demos E2R-phase 2: European research program Sundance platform (DSP+FPGA+ADAC) RT modulation switching (DSP+FPGA PR) demos in 2005 and 2006 IDROMel: French research program NoC context (based on CEA FAUST chip) integration in a NoC HW and protocol context real-time reconfiguration of ultra high data rate radio PHY modules (up to 100 Mbps) in 2007 Christophe MOY - SUPELEC - 10 December
5 PR is coming in Xilinx tools but ISE v11 OPBHW controller far less than possible technological capabilities First step: IP_8 8 bits version (for Virtex 2) gain of 124 in reconfiguration time Second step: IP_DMA bits version (for Virtex 4 & 5) max technological capabilities Virtex V MHz OPBHW IP_8 Multiplexer and byte reverse Registers B R A M 8 IP_DMA SRAM ctrl Christophe MOY - SUPELEC - 10 December SRAM
6 Proof of concept Example of a bitstream of 25 kb (encod.+intrl.) note that minimizing bitsream size is also a work in itself (parameterization for instance) 6250 bits words MHz init overhead (register loading): 5 µs total reconfiguration time of 67.5 µs validated MHz (500 MB/s) 55 µs Real-time 4G radio adaptation on a video stream application interfaces compatible with all ML5xx boards (only depends on memory indeed) Christophe MOY - SUPELEC - 10 December
7 See you at the poster PR = Combining HW processing power with SW flexibility AC Group Automatics & Communication PR design - Xilinx Virtex devices - SRAM - external RAM - microblaze - BusMacro before ISE v11 PR advantages - small size of the bitstream - fast reconfiguration (starting from a few µs) - less memory-demanding for storage SCEE team Signal Communication & Embedded Electronics New OPBHW Interface for Real-Time Partial Reconfiguration of FPGA Julien Delorme, Amor Nafkha, Pierre Leray, Christophe Moy Partial Reconfiguration principles - only a sub-part of a FPGA is reconfigured - while the rest of the component still works - opens the SW flexibility to the HW performance - any time custom design for (computing and space) efficiency - low bandwidth overhead for Over-The-Air bitstream download in SDR context Reconfig'09 Conference Cancun, Mexico 8-11 December 2009 SUPELEC / IETR Avenue de la Boulaie CS F Cesson-Sevigné CEDEX, France contact: christophe.moy@supelec.fr OPB RS2 OPB EMC PRM LED Switchs GPIO FPGA OPB HW Bus OPB PR design secrets - specific and original design flow - ISE with a modular approach - 1 project per module for static modules - 1 project per configuration for PR modules - PlanAhead - specification of PR and static modules - physical allocation of modules with floorplanning tool - partial bitstreams generation for PR modules - design alternatives: trade-off between efficiency and design ease - IP design approach for minimizing reconfigurable area and bistreams size - bitstream generation (difference-based partial bitstream) - basic PR introduction in current CAD tools (ISE v11) now interfaces OPBHW XILINX ISE v11 B R A M IP_8 Multiplexer and byte reverse 8 SUPELEC Virtex 2 to 5 IP_DMA SRAM ctrl Registers SUPELEC Virtex 4 & 5 SRAM Results Reconfiguration duration Reconfiguration time (in µs) PR Reconfiguration performance comparison 8372 gain of 124 in reconfiguration time 2722 Proof of concept demonstrator - video streaming (no video interruption) - 4G real-time SDR (radio) application (100 Mbps) - baseband IPs reconfiguration in a NoC context - NoC based on FAUST chip from CEA Host video stream sent Host video stream received Size Nb slices Nb FlipFlops Nb LUTs Nb BRAMs IST Mobile Summit June 2006 Mykonos, GREECE ACKNOWLEDGMENTS: This work was supported by the European Commission in the framework of the FP7 Network of Excellence in Wireless COMmunications NEWCOM++ (contract no ). 67,5 OPBHW IP_8 IP_DMA OPBHW PR IP management Max of technological capabilities: Virtex V MHz DMA Ethernet FPGA ASIC FPGA ASIC INSTITUT D ÉLECTRONIQUE ET DE TÉLÉCOMMUNICATIONS DE RENNES Christophe MOY - SUPELEC - 10 December
ReCoSoC'11 Montpellier, France. Implementation Scenario for Teaching Partial Reconfiguration of FPGA
ReCoSoC'11 Montpellier, France Implementation Scenario for Teaching Partial Reconfiguration of FPGA Pierre Leray, Amor Nafkha, Christophe Moy SUPELEC/IETR 22 June 2011 SUPELEC - Campus de Rennes - France
Software Defined Radio Equipment: What's the Best Design Approach to Reduce Power Consumption and Increase Reconfigurability?
Software Defined Radio Equipment: What's the Best Design Approach to Reduce Power Consumption and Increase Reconfigurability? Manel Hentati 1, 3, Amor Nafkha 2, Pierre Leray 2, Jean-François Nezan 1, Mohamed
Techniques de conception et applications sur FPGAs partiellement reconfigurables
Techniques de conception et applications sur FPGAs partiellement reconfigurables Jean-Philippe Delahaye Doctorant à Supélec SUPELEC - Campus de Rennes - FRANCE SCEE team Signal, Communication and Embedded
Kirchhoff Institute for Physics Heidelberg
Kirchhoff Institute for Physics Heidelberg Norbert Abel FPGA: (re-)configuration and embedded Linux 1 Linux Front-end electronics based on ADC and digital signal processing Slow control implemented as
From a Configuration Management to a Cognitive Radio Management of SDR Systems
From a Configuration Management to a Cognitive Radio Management of SDR Systems Loïg Godard, Christophe Moy, Jacques Palicot Abstract This paper proposes a functional management architecture for Cognitive
Partial and Dynamic reconfiguration of FPGAs: a top down design methodology for an automatic implementation
Partial and Dynamic reconfiguration of FPGAs: a top down design methodology for an automatic implementation Florent Berthelot, Fabienne Nouvel, Dominique Houzet To cite this version: Florent Berthelot,
7a. System-on-chip design and prototyping platforms
7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit
FlexPath Network Processor
FlexPath Network Processor Rainer Ohlendorf Thomas Wild Andreas Herkersdorf Prof. Dr. Andreas Herkersdorf Arcisstraße 21 80290 München http://www.lis.ei.tum.de Agenda FlexPath Introduction Work Packages
Networking Virtualization Using FPGAs
Networking Virtualization Using FPGAs Russell Tessier, Deepak Unnikrishnan, Dong Yin, and Lixin Gao Reconfigurable Computing Group Department of Electrical and Computer Engineering University of Massachusetts,
Reconfigurable Low Area Complexity Filter Bank Architecture for Software Defined Radio
Reconfigurable Low Area Complexity Filter Bank Architecture for Software Defined Radio 1 Anuradha S. Deshmukh, 2 Prof. M. N. Thakare, 3 Prof.G.D.Korde 1 M.Tech (VLSI) III rd sem Student, 2 Assistant Professor(Selection
Eli Levi Eli Levi holds B.Sc.EE from the Technion.Working as field application engineer for Systematics, Specializing in HDL design with MATLAB and
Eli Levi Eli Levi holds B.Sc.EE from the Technion.Working as field application engineer for Systematics, Specializing in HDL design with MATLAB and Simulink targeting ASIC/FGPA. Previously Worked as logic
SOCWIRE: A SPACEWIRE INSPIRED FAULT TOLERANT NETWORK-ON-CHIP FOR RECONFIGURABLE SYSTEM-ON-CHIP DESIGNS
SOCWIRE: A SPACEWIRE INSPIRED FAULT TOLERANT NETWORK-ON-CHIP FOR RECONFIGURABLE SYSTEM-ON-CHIP DESIGNS IN SPACE APPLICATIONS Session: Networks and Protocols Long Paper B. Osterloh, H. Michalik, B. Fiethe
CoProcessor Design for Crypto- Applications using Hyperelliptic Curve Cryptography
CoProcessor Design for Crypto- Applications using Hyperelliptic Curve Cryptography 28. Februar 2008 Alexander Klimm, Oliver Sander, Jürgen Becker Institut für Technik der Informationsverarbeitung Sylvain
Extending the Power of FPGAs. Salil Raje, Xilinx
Extending the Power of FPGAs Salil Raje, Xilinx Extending the Power of FPGAs The Journey has Begun Salil Raje Xilinx Corporate Vice President Software and IP Products Development Agenda The Evolution of
Reconfigurable System-on-Chip Design
Reconfigurable System-on-Chip Design MITCHELL MYJAK Senior Research Engineer Pacific Northwest National Laboratory PNNL-SA-93202 31 January 2013 1 About Me Biography BSEE, University of Portland, 2002
SOFTWARE RADIO APPROACH FOR RE-CONFIGURABLE MULTI-STANDARD RADIOS
SOFTWARE RADIO APPROACH FOR RE-CONFIGURABLE MULTI-STANDARD RADIOS Jörg Brakensiek 1, Bernhard Oelkrug 1, Martin Bücker 1, Dirk Uffmann 1, A. Dröge 1, M. Darianian 1, Marius Otte 2 1 Nokia Research Center,
How To Design An Image Processing System On A Chip
RAPID PROTOTYPING PLATFORM FOR RECONFIGURABLE IMAGE PROCESSING B.Kovář 1, J. Kloub 1, J. Schier 1, A. Heřmánek 1, P. Zemčík 2, A. Herout 2 (1) Institute of Information Theory and Automation Academy of
WiSER: Dynamic Spectrum Access Platform and Infrastructure
WiSER: Dynamic Spectrum Access Platform and Infrastructure I. Seskar, D. Grunwald, K. Le, P. Maddala, D. Sicker, D. Raychaudhuri Rutgers, The State University of New Jersey University of Colorado, Boulder
Software Defined Radio Architecture for NASA s Space Communications
From July 2007 High Frequency Electronics Copyright 2007 Summit Technical Media Software Defined Radio Architecture for NASA s Space Communications By Maximilian C. Scardelletti, Richard C. Reinhart, Monty
Von der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor
Von der Hardware zur Software in FPGAs mit Embedded Prozessoren Alexander Hahn Senior Field Application Engineer Lattice Semiconductor AGENDA Overview Mico32 Embedded Processor Development Tool Chain HW/SW
The new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links. Filippo Costa on behalf of the ALICE DAQ group
The new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links Filippo Costa on behalf of the ALICE DAQ group DATE software 2 DATE (ALICE Data Acquisition and Test Environment) ALICE is a
Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah
(DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de NIOS II 1 1 What is Nios II? Altera s Second Generation
LogiCORE IP AXI Performance Monitor v2.00.a
LogiCORE IP AXI Performance Monitor v2.00.a Product Guide Table of Contents IP Facts Chapter 1: Overview Target Technology................................................................. 9 Applications......................................................................
Video Conference System
CSEE 4840: Embedded Systems Spring 2009 Video Conference System Manish Sinha Srikanth Vemula Project Overview Top frame of screen will contain the local video Bottom frame will contain the network video
Getting the most TCP/IP from your Embedded Processor
Getting the most TCP/IP from your Embedded Processor Overview Introduction to TCP/IP Protocol Suite Embedded TCP/IP Applications TCP Termination Challenges TCP Acceleration Techniques 2 Getting the most
Secured Embedded Many-Core Accelerator for Big Data Processing
Secured Embedded Many- Accelerator for Big Data Processing Amey Kulkarni PhD Candidate Advisor: Professor Tinoosh Mohsenin Energy Efficient High Performance Computing (EEHPC) Lab University of Maryland,
NORTHEASTERN UNIVERSITY Graduate School of Engineering
NORTHEASTERN UNIVERSITY Graduate School of Engineering Thesis Title: Enabling Communications Between an FPGA s Embedded Processor and its Reconfigurable Resources Author: Joshua Noseworthy Department:
SPP-NIDS - A Sea of Processors Platform for Network Intrusion Detection Systems
SPP-NIDS - A Sea of Processors Platform for Network Intrusion Detection Systems Luís Carlos Caruso, Guilherme Guindani, Hugo Schmitt, Ney Calazans, Fernando Moraes Faculdade de Informática PUCRS Av. Ipiranga
Open Flow Controller and Switch Datasheet
Open Flow Controller and Switch Datasheet California State University Chico Alan Braithwaite Spring 2013 Block Diagram Figure 1. High Level Block Diagram The project will consist of a network development
Improved Method for Parallel AES-GCM Cores Using FPGAs
Improved Method for Parallel -GCM Cores Using FPGAs Karim Moussa Ali Abdellatif, Roselyne Chotin-Avot, abib Mehrez To cite this version: Karim Moussa Ali Abdellatif, Roselyne Chotin-Avot, abib Mehrez.
Arquitectura Virtex. Delay-Locked Loop (DLL)
Arquitectura Virtex Compuesta de dos elementos principales configurables : CLBs y IOBs. Los CLBs se interconectan a través de una matriz general de routeado (GRM). Posse una intefaz VersaRing que proporciona
All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule
All Programmable Logic Hans-Joachim Gelke Institute of Embedded Systems Institute of Embedded Systems 31 Assistants 10 Professors 7 Technical Employees 2 Secretaries www.ines.zhaw.ch Research: Education:
MsC in Advanced Electronics Systems Engineering
MsC in Advanced Electronics Systems Engineering 1 2 General overview Location: Dijon, University of Burgundy, France Tuition Fees : 475 / year Course Language: English Course duration: 1 year Level: Second
FPGAs in Next Generation Wireless Networks
FPGAs in Next Generation Wireless Networks March 2010 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 FPGAs in Next Generation
Getting Started with Embedded System Development using MicroBlaze processor & Spartan-3A FPGAs. MicroBlaze
Getting Started with Embedded System Development using MicroBlaze processor & Spartan-3A FPGAs This tutorial is an introduction to Embedded System development with the MicroBlaze soft processor and low
Run-Time Scheduling Support for Hybrid CPU/FPGA SoCs
Run-Time Scheduling Support for Hybrid CPU/FPGA SoCs Jason Agron jagron@ittc.ku.edu Acknowledgements I would like to thank Dr. Andrews, Dr. Alexander, and Dr. Sass for assistance and advice in both research
Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com
Best Practises for LabVIEW FPGA Design Flow 1 Agenda Overall Application Design Flow Host, Real-Time and FPGA LabVIEW FPGA Architecture Development FPGA Design Flow Common FPGA Architectures Testing and
Reconfigurable Architecture Requirements for Co-Designed Virtual Machines
Reconfigurable Architecture Requirements for Co-Designed Virtual Machines Kenneth B. Kent University of New Brunswick Faculty of Computer Science Fredericton, New Brunswick, Canada ken@unb.ca Micaela Serra
Distributed Elastic Switch Architecture for efficient Networks-on-FPGAs
Distributed Elastic Switch Architecture for efficient Networks-on-FPGAs Antoni Roca, Jose Flich Parallel Architectures Group Universitat Politechnica de Valencia (UPV) Valencia, Spain Giorgos Dimitrakopoulos
ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT
216 ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT *P.Nirmalkumar, **J.Raja Paul Perinbam, @S.Ravi and #B.Rajan *Research Scholar,
Float to Fix conversion
www.thalesgroup.com Float to Fix conversion Fabrice Lemonnier Research & Technology 2 / Thales Research & Technology : Research center of Thales Objective: to propose technological breakthrough for the
FPGA-based Multithreading for In-Memory Hash Joins
FPGA-based Multithreading for In-Memory Hash Joins Robert J. Halstead, Ildar Absalyamov, Walid A. Najjar, Vassilis J. Tsotras University of California, Riverside Outline Background What are FPGAs Multithreaded
Architekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen. Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik
Architekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik Contents Überblick: Aufbau moderner FPGA Einblick: Eigenschaften
Pre-tested System-on-Chip Design. Accelerates PLD Development
Pre-tested System-on-Chip Design Accelerates PLD Development March 2010 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 Pre-tested
Laboratoryof Electronics, Antennas and Telecommunications (UMR 7248)
INSIS Laboratoryof Electronics, Antennas and Telecommunications (UMR 7248) LEAT - Université Nice-Sophia Antipolis, UMR CNRS 7248 Campus Sophi@Tech - Bâtiment Forum 930 route des Colles, BP 145, 06903
MVME162P2. VME Embedded Controller with Two IP Slots
MVME162P2 VME Embedded Controller with Two IP Slots [Advantages] [Details] [Specifications] [Ordering Info] [.pdf version ] 25 MHz MC68040 with floating point coprocessor or 25 MHz MC68LC040 High-performance
Horst Görtz Institute for IT-Security
Horst Görtz Institute for IT-Security On the Vulnerability of FPGA Bitstream Encryption against Power Analysis Attacks Extracting Keys from Xilinx Virtex-II FPGAs Amir Moradi, Alessandro Barenghi, Timo
High-Level Synthesis for FPGA Designs
High-Level Synthesis for FPGA Designs BRINGING BRINGING YOU YOU THE THE NEXT NEXT LEVEL LEVEL IN IN EMBEDDED EMBEDDED DEVELOPMENT DEVELOPMENT Frank de Bont Trainer consultant Cereslaan 10b 5384 VT Heesch
Development of a Research-oriented Wireless System for Human Performance Monitoring
Development of a Research-oriented Wireless System for Human Performance Monitoring by Jonathan Hill ECE Dept., Univ. of Hartford jmhill@hartford.edu Majdi Atallah ECE Dept., Univ. of Hartford atallah@hartford.edu
ATMEL FPGA 3rd User Group Workshop. 2010, 3rd June Christophe POURRIER
ATMEL FPGA 3rd User Group Workshop 2010, 3rd June Christophe POURRIER Summary Sodern first experience with AT40K Megha-Tropiques Project PHARAO Project ATF280 Evaluation Tests performed on the first development
applicomio Profibus-DP
BradCommunications Profibus-DP network interface cards allow deterministic I/O data acquisition for PC-based control applications. Features New! Support of Windows 32-bit and 64-bit (WoW64) Support of
System on Chip Platform Based on OpenCores for Telecommunication Applications
System on Chip Platform Based on OpenCores for Telecommunication Applications N. Izeboudjen, K. Kaci, S. Titri, L. Sahli, D. Lazib, F. Louiz, M. Bengherabi, *N. Idirene Centre de Développement des Technologies
Simplifying Embedded Hardware and Software Development with Targeted Reference Designs
White Paper: Spartan-6 and Virtex-6 FPGAs WP358 (v1.0) December 8, 2009 Simplifying Embedded Hardware and Software Development with Targeted Reference Designs By: Navanee Sundaramoorthy FPGAs are becoming
Laboratory of Electronics, Antennas and Telecommunications (UMR 7248)
INSIS Laboratory of Electronics, Antennas and Telecommunications (UMR 7248) LEAT - Université Nice-Sophia Antipolis, UMR CNRS 7248 Campus Sophi@Tech - Bâtiment Forum 930 route des Colles, BP 145, 06903
2. TEACHING ENVIRONMENT AND MOTIVATION
A WEB-BASED ENVIRONMENT PROVIDING REMOTE ACCESS TO FPGA PLATFORMS FOR TEACHING DIGITAL HARDWARE DESIGN Angel Fernández Herrero Ignacio Elguezábal Marisa López Vallejo Departamento de Ingeniería Electrónica,
SDR Architecture. Introduction. Figure 1.1 SDR Forum High Level Functional Model. Contributed by Lee Pucker, Spectrum Signal Processing
SDR Architecture Contributed by Lee Pucker, Spectrum Signal Processing Introduction Software defined radio (SDR) is an enabling technology, applicable across a wide range of areas within the wireless industry,
Figure 1.Block diagram of inventory management system using Proximity sensors.
Volume 1, Special Issue, March 2015 Impact Factor: 1036, Science Central Value: 2654 Inventory Management System Using Proximity ensors 1)Jyoti KMuluk 2)Pallavi H Shinde3) Shashank VShinde 4)Prof VRYadav
Avoiding pitfalls in PROFINET RT and IRT Node Implementation
Avoiding pitfalls in PROFINET RT and IRT Node Implementation Prof. Hans D. Doran ZHAW / Institute of Embedded Systems Technikumstrasse 9, 8400 Winterthur, Switzerland E-Mail: hans.doran@zhaw.ch Lukas Itin
FPGA. AT6000 FPGAs. Application Note AT6000 FPGAs. 3x3 Convolver with Run-Time Reconfigurable Vector Multiplier in Atmel AT6000 FPGAs.
3x3 Convolver with Run-Time Reconfigurable Vector Multiplier in Atmel AT6000 s Introduction Convolution is one of the basic and most common operations in both analog and digital domain signal processing.
Xilinx 7 Series FPGA Power Benchmark Design Summary May 2015
Xilinx 7 Series FPGA Power Benchmark Design Summary May 15 Application-centric Benchmarking Process 1G Packet Processor OTN Muxponder ASIC Emulation Wireless Radio & Satellite Modem Edge QAM AVB Switcher
HANIC 100G: Hardware accelerator for 100 Gbps network traffic monitoring
CESNET Technical Report 2/2014 HANIC 100G: Hardware accelerator for 100 Gbps network traffic monitoring VIKTOR PUš, LUKÁš KEKELY, MARTIN ŠPINLER, VÁCLAV HUMMEL, JAN PALIČKA Received 3. 10. 2014 Abstract
FPGA Accelerator Virtualization in an OpenPOWER cloud. Fei Chen, Yonghua Lin IBM China Research Lab
FPGA Accelerator Virtualization in an OpenPOWER cloud Fei Chen, Yonghua Lin IBM China Research Lab Trend of Acceleration Technology Acceleration in Cloud is Taking Off Used FPGA to accelerate Bing search
NI Platform for automotive measurement and test applications
NI Platform for automotive measurement and test applications Simulation Rapid Control Prototyping Design Validation In-Vehicle Acquisition Hardware in the Loop Manufacturing Test Christoph Wimmer ASM Stuttgart
APPLICATION NOTE AN-409
MEMORY SIMPLIFIES WIRELESS BASE STATION DESIGN APPLICATION NOTE AN-409 ABSTRACT Recent research has shown that the digital signal processor (DSP)/ Dual port/ field programmable gate array (FPGA) chain
Network connectivity controllers
Network connectivity controllers High performance connectivity solutions Factory Automation The hostile environment of many factories can have a significant impact on the life expectancy of PCs, and industrially
1. PUBLISHABLE SUMMARY
1. PUBLISHABLE SUMMARY ICT-eMuCo (www.emuco.eu) is a European project with a total budget of 4.6M which is supported by the European Union under the Seventh Framework Programme (FP7) for research and technological
SOFTWARE RADIO AND DYNAMIC RECONFIGURATION ON A DSP/FPGA PLATFORM
SOFTWARE RADIO AND DYNAMIC RECONFIGURATION ON A DSP/FPGA PLATFORM J. P. Delahaye 1, G. Gogniat 2, C. Roland 2, P. Bomel 2 1 IETR/Supelec - Campus de Rennes, Av. de la Boulais, BP 81127 35511 Cesson-sévigné
A Reconfigurable and Programmable Gigabit Ethernet Network Interface Card
Rice University Department of Electrical and Computer Engineering Technical Report TREE0611 1 A Reconfigurable and Programmable Gigabit Ethernet Network Interface Card Jeffrey Shafer and Scott Rixner Rice
Offline HW/SW Authentication for Reconfigurable Platforms
Offline HW/SW Authentication for Reconfigurable Platforms Eric Simpson Virginia Tech esimpson@vt.edu Patrick Schaumont Virginia Tech schaum@vt.edu Abstract Many Field-Programmable Gate Array (FPGA) based
Applying the Benefits of Network on a Chip Architecture to FPGA System Design
Applying the Benefits of on a Chip Architecture to FPGA System Design WP-01149-1.1 White Paper This document describes the advantages of network on a chip (NoC) architecture in Altera FPGA system design.
FPGA Design From Scratch It all started more than 40 years ago
FPGA Design From Scratch It all started more than 40 years ago Presented at FPGA Forum in Trondheim 14-15 February 2012 Sven-Åke Andersson Realtime Embedded 1 Agenda Moore s Law Processor, Memory and Computer
HowHow to Get Rid of Unwanted Money
On-Chip Evolution Using a Soft Processor Core Applied to Image Recognition Kyrre Glette and Jim Torresen University of Oslo Department of Informatics PO Box 1080 Blindern, 0316 Oslo, Norway {kyrrehg,jimtoer}@ifiuiono
Automatized Fault Attack Emulation for Penetration Testing
Automatized Fault Attack Emulation for Penetration Testing Johannes Grinschgl 1, Thomas Aichinger 3, Armin Krieg 1, Christian Steger 1, Reinhold Weiss 1, Holger Bock 2, Josef Haid 2 1, Graz University
Qsys and IP Core Integration
Qsys and IP Core Integration Prof. David Lariviere Columbia University Spring 2014 Overview What are IP Cores? Altera Design Tools for using and integrating IP Cores Overview of various IP Core Interconnect
A Software Defined Radio Testbed Implementation
A Software Defined Radio Testbed Implementation S. Weiss 1, A. Shligersky 1, S. Abendroth 1, J. Reeve 1, L. Moreau 1, T.E. Dodgson 2 and D. Babb 2 1 School of Electronics & Computer Science, University
FPGAs for Trusted Cloud Computing
FPGAs for Trusted Cloud Computing Traditional Servers Datacenter Cloud Servers Datacenter Cloud Manager Client Client Control Client Client Control 2 Existing cloud systems cannot offer strong security
Rapid Prototyping of a Frequency Hopping Ad Hoc Network System
Rapid Prototyping of a Frequency Hopping Ad Hoc Network System Martin Braun, Nico Otterbach, Jens Elsner, and Friedrich K. Jondral Communications Engineering Lab, Karlsruhe Institute of Technology (KIT),
Bitstream Encryption and Authentication using AES-GCM in Dynamically Reconfigurable Systems
Bitstream Encryption and Authentication using AES-GCM in Dynamically Reconfigurable Systems Yohei Hori 1, Akashi Satoh 1, Hirofumi Sakane 1, and Kenji Toda 1 National Institute of Advanced Industrial Science
HMI EMBEDDED SYSTEM DESIGN AS A FUNCTION OF TECU
HMI EMBEDDED SYSTEM DESIGN AS A FUNCTION OF TECU Katrenčík J., Čupera J., Fajman M. Department of Technology and Automobile Transport, Faculty of Agronomy, Mendel University in Brno, Zemedelska 1, 613
Header Parsing Logic in Network Switches Using Fine and Coarse-Grained Dynamic Reconfiguration Strategies
Header Parsing Logic in Network Switches Using Fine and Coarse-Grained Dynamic Reconfiguration Strategies by Alexander Sonek A thesis presented to the University of Waterloo in fulfillment of the thesis
Introduction to Programmable Logic Devices. John Coughlan RAL Technology Department Detector & Electronics Division
Introduction to Programmable Logic Devices John Coughlan RAL Technology Department Detector & Electronics Division PPD Lectures Programmable Logic is Key Underlying Technology. First-Level and High-Level
Ettus Research Products and Roadmap 2011
Ettus Research Products and Roadmap 2011 Matt Ettus Ettus Research September, 2011 Outline 1 2 3 4 Outline 1 2 3 4 Ettus Research founded in 2004 Acquired by National Instruments in Feb
40G MACsec Encryption in an FPGA
40G MACsec Encryption in an FPGA Dr Tom Kean, Managing Director, Algotronix Ltd, 130-10 Calton Road, Edinburgh EH8 8JQ United Kingdom Tel: +44 131 556 9242 Email: tom@algotronix.com February 2012 1 MACsec
Reconfigurable Computing. Reconfigurable Architectures. Chapter 3.2
Reconfigurable Architectures Chapter 3.2 Prof. Dr.-Ing. Jürgen Teich Lehrstuhl für Hardware-Software-Co-Design Coarse-Grained Reconfigurable Devices Recall: 1. Brief Historically development (Estrin Fix-Plus
Data Center and Cloud Computing Market Landscape and Challenges
Data Center and Cloud Computing Market Landscape and Challenges Manoj Roge, Director Wired & Data Center Solutions Xilinx Inc. #OpenPOWERSummit 1 Outline Data Center Trends Technology Challenges Solution
SPI I2C LIN Ethernet. u Today: Wired embedded networks. u Next lecture: CAN bus u Then: 802.15.4 wireless embedded network
u Today: Wired embedded networks Ø Characteristics and requirements Ø Some embedded LANs SPI I2C LIN Ethernet u Next lecture: CAN bus u Then: 802.15.4 wireless embedded network Network from a High End
Design of a High Speed Communications Link Using Field Programmable Gate Arrays
Customer-Authored Application Note AC103 Design of a High Speed Communications Link Using Field Programmable Gate Arrays Amy Lovelace, Technical Staff Engineer Alcatel Network Systems Introduction A communication
on-chip and Embedded Software Perspectives and Needs
Systems-on on-chip and Embedded Software - Perspectives and Needs Miguel Santana Central R&D, STMicroelectronics STMicroelectronics Outline Current trends for SoCs Consequences and challenges Needs: Tackling
AMC13 T1 Rev 2 Preliminary Design Review. E. Hazen Boston University. 2012-10-30 E. Hazen - AMC13 T1 V2 1
13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University 2012-10-30 E. Hazen - 13 T1 V2 1 Scope of this Review Background: 13 T1 board is being revised to support 10 GbE per request from CDAQ group
LA-UR- Title: Author(s): Intended for: Approved for public release; distribution is unlimited.
LA-UR- Approved for public release; distribution is unlimited. Title: Author(s): Intended for: Los Alamos National Laboratory, an affirmative action/equal opportunity employer, is operated by the Los Alamos
AIRFPGA: A SOFTWARE DEFINED RADIO PLATFORM BASED ON NETFPGA
AIRFPGA: A SOFTWARE DEFINED RADIO PLATFORM BASED ON NETFPGA Hongyi Zeng, John W. Lockwood, G. Adam Covington Stanford University Stanford, CA, USA email: {hyzeng, jwlockwd, gcoving}@stanford.edu Alexander
APRIL 2010 HIGH PERFORMANCE NETWORK SECURITY APPLIANCES
APRIL 21 HIGH PERFORMANCE NETWORK SECURITY APPLIANCES The more you can process, the more value your network security appliance provides Disclaimer: This document is intended for informational purposes
White Paper Increase Flexibility in Layer 2 Switches by Integrating Ethernet ASSP Functions Into FPGAs
White Paper Increase Flexibility in Layer 2 es by Integrating Ethernet ASSP Functions Into FPGAs Introduction A Layer 2 Ethernet switch connects multiple Ethernet LAN segments. Because each port on the
AN FPGA FRAMEWORK SUPPORTING SOFTWARE PROGRAMMABLE RECONFIGURATION AND RAPID DEVELOPMENT OF SDR APPLICATIONS
AN FPGA FRAMEWORK SUPPORTING SOFTWARE PROGRAMMABLE RECONFIGURATION AND RAPID DEVELOPMENT OF SDR APPLICATIONS David Rupe (BittWare, Concord, NH, USA; drupe@bittware.com) ABSTRACT The role of FPGAs in Software
FPGA PCIe Bandwidth. Abstract. 1 Introduction. Mike Rose. Department of Computer Science and Engineering University of California San Diego
FPGA PCIe Bandwidth Mike Rose Department of Computer Science and Engineering University of California San Diego June 9, 2010 Abstract The unique fusion of hardware and software that characterizes FPGAs
Easy H.264 video streaming with Freescale's i.mx27 and Linux
Libre Software Meeting 2009 Easy H.264 video streaming with Freescale's i.mx27 and Linux July 8th 2009 LSM, Nantes: Easy H.264 video streaming with i.mx27 and Linux 1 Presentation plan 1) i.mx27 & H.264
Am186ER/Am188ER AMD Continues 16-bit Innovation
Am186ER/Am188ER AMD Continues 16-bit Innovation 386-Class Performance, Enhanced System Integration, and Built-in SRAM Problem with External RAM All embedded systems require RAM Low density SRAM moving
Energiatehokas laskenta Ubi-sovelluksissa
Energiatehokas laskenta Ubi-sovelluksissa Jarmo Takala Tampereen teknillinen yliopisto Tietokonetekniikan laitos email: jarmo.takala@tut.fi Energy-Efficiency Comparison: VGA 30 frames/s, 512kbit/s Software
International Workshop on Field Programmable Logic and Applications, FPL '99
International Workshop on Field Programmable Logic and Applications, FPL '99 DRIVE: An Interpretive Simulation and Visualization Environment for Dynamically Reconægurable Systems? Kiran Bondalapati and
FPGA Music Project. Matthew R. Guthaus. Department of Computer Engineering, University of California Santa Cruz http://vlsida.soe.ucsc.
Department of Computer Engineering, University of California Santa Cruz http://vlsida.soe.ucsc.edu Biographic Info 2006 PhD, University of Michigan in Electrical Engineering 2003-2005 Statistical Physical