ReCoSoC'11 Montpellier, France. Implementation Scenario for Teaching Partial Reconfiguration of FPGA
|
|
|
- Stephany Allen
- 10 years ago
- Views:
Transcription
1 ReCoSoC'11 Montpellier, France Implementation Scenario for Teaching Partial Reconfiguration of FPGA Pierre Leray, Amor Nafkha, Christophe Moy SUPELEC/IETR 22 June 2011 SUPELEC - Campus de Rennes - France SCEE Signal, Communications et Electronique Embarquée IETR UMR CNRS 6164 Institut d'electronique et Télécommunications de Rennes
2 Outline Lab experience in PR (for SDR) Student Project (on a video application) application hardware platform design flow for PR reconfiguration management resources implementation results Conclusion ReCoSoC - SUPELEC - 22 June
3 Outline Lab experience in PR (for SDR) Student Project (on a video application) application hardware platform design flow for PR reconfiguration management resources implementation results Conclusion ReCoSoC - SUPELEC - 22 June
4 Experiments on Partial Reconfiguration of FPGA Supélec SCEE team (Rennes) Prototyping PR since 2003 Developed our own design flow Virtex devices based on Xilinx tools (beyond usual use) Application domain: Software defined radio SDR domain is extremely demanding in both processing power and real-time flexibility PR has been foreseen for a while as an enabling technology for SDR Xilinx decided to develop this technology for SDR market ReCoSoC - SUPELEC - 22 June
5 SDR-oriented publications on Partial Reconfiguration 1. Julien DELORME, Amor NAFKHA, Pierre LERAY, Christophe MOY, New OPBHWICAP interface for real-time Partial reconfiguration of FPGA International Conference on ReConFigurable Computing and FPGAs, ReConFig'09, Cancun, Mexico, 9-11 Dec Dominique NUSSBAUM, Karim KALFALLAH, Raymond KNOPP, Christophe MOY, Amor NAFKHA, Pierre LERAY, Julien DELORME, Jacques PALICOT, Jerome MARTIN, Fabien CLERMIDY, Bertrand MERCIER, Renaud PACALET "Open Platform for Prototyping of Advanced Software Defined Radio and Cognitive Radio Techniques" DSD 09, 12th Euromicro Conference on Digital System Design, Aug. 2009, Patras, Greece 3. Christophe MOY, Amor NAFKHA, Pierre LERAY, Julien DELORME, Jacques PALICOT, Dominique NUSSBAUM, Karim KALFALLAH, Hervé CALLEWWAERT, Jérôme MARTIN, Fabien CLERMIDY, Bertrand MERCIER, Renaud PACALET "IDROMel: An Open Platform Addressing Advanced SDR Challenges" SDR Forum Technical Conference'08, November 2008, Washington DC, USA 4. Julien DELORME, Jérôme MARTIN, Amor NAFKHA, Christophe MOY, Fabien CLERMIDY, Pierre LERAY, Jacques PALICOT A FPGA partial reconfiguration design approach for cognitive radio based on NoC architecture NEWCAS'08, juin 2008, Montréal Canada 5. Amor NAFKHA, Julien DELORME, Renaud SEGUIER, Christophe MOY, Jacques PALICOT "A heterogeneous reconfigurable platform for cognitive radio systems" 5th Karlsruhe Workshop on Software Radios, WSR'08, Karlsruhe, Allemagne, Mars Loïg GODARD, Hongzhi WANG, Christophe MOY, Pierre LERAY "Common Operators Design on Dynamically Reconfigurable Hardware for SDR Systems" SDR Forum Technical Conference 07, Denver (USA), 5-9 November Jean-Philippe DELAHAYE, Pierre LERAY, Christophe MOY "Designing a Reconfigurable Processing Datapath for SDR over Heterogeneous Reconfigurable Platforms" SDR Forum Technical Conference 07, Denver (USA), 5-9 November Jean-Philippe DELAHAYE, Jacques PALICOT, Christophe MOY, Pierre LERAY Partial Reconfiguration of FPGAs for Dynamical Reconfiguration of a Software Radio Platform IST Mobile and Wireless Communications Summit'07, 1-5 July 2007, Budapest, Hungary 9. Jean-Philippe DELAHAYE, Pierre LERAY, Christophe MOY, Jacques PALICOT "Managing Dynamic Partial Reconfiguration on Heterogeneous SDR Platforms" SDR Forum Technical Conference 05, Anaheim (USA), November outstanding paper award ReCoSoC - SUPELEC - 22 June
6 PR real-time implementation demos European project E2R-phase 2: Sundance platform (DSP+FPGA+ADAC) RT modulation switching (DSP+FPGA PR) demos in 2005 and 2006 French ANR project IDROMel: NoC context (based on CEA FAUST chip) integration in a NoC HW and protocol context real-time reconfiguration of ultra high data rate radio PHY modules (up to 100 Mbps) in 2007 PR: from research to education ReCoSoC - SUPELEC - 22 June
7 Outline Lab experience in PR (for SDR) Student Project (on a video application) application hardware platform design flow for PR reconfiguration management resources implementation results Conclusion ReCoSoC - SUPELEC - 22 June
8 Project description The student lab consists in implementing a flexible real-time video processing. The video processing is changed on-the-fly by dynamically reconfiguring some FPGA processing. A transcoding video processing is performed in a FPGA. The hardware platform is made of a Xilinx ML506 design kit, a host PC and a screen for display. ReCoSoC - SUPELEC - 22 June
9 Two different types of transcoding In the first case, the algorithm used to change a 128x128 pixels data stream to a 256x256 pixels data stream is the H-264 semi-pixel upscaling a1 = E 5*F + 20*G +20*H 5*I + J a = Clip (a >>5) E F G a H I J K b j1= a 5*b + 20*c1 + 20*d1 5*e + f j = Clip (j >>10) L P R c x j M x1 = E 5*K + 20*L +20*M 5*N + O x = Clip (x >> 5) N d e O f H-264 semi-pixel upscaling schematic view The second context only consists in duplicating 4 times the input data stream. ReCoSoC - SUPELEC - 22 June
10 self reconfiguring approach The host PC plays three roles: - development platform, - video server, - highest level reconfiguration manager. load bitstreams into configuration memory at initialization, send reconfiguration orders for on-the-fly video processing adaptation. Hardware reconfigurable platform architecture Xilinx ML506 board FPGA Virtex5-SX50 MicroBlaze Video_128_in Configuration Memory Reconfiguration Manager ² Video Processing Reconfigurable Processing Unit ICAP Controller Video_256_out The reconfigurable processing unit (PU) performs the video processing Video Coder DVI Controller The reconfiguration Manager consists of a MicroBlaze softcore to manage the PU reconfiguration, and a hardcore ICAP controller to perform the dynamic PU reconfiguration bitstreams RGB Video source ReCoSoC - SUPELEC - 22 June
11 Resources supporting reconfiguration management The MicroBlaze softcore perform the bitstream loading from the memory to the ICAP interface The ICAP Controller hardcore, with a DMA (Direct Memory Access) architecture, realize interface between off-chip memory and ICAP primitive, which permits to reach the theoretical transfer bandwidth (400 MB/s) MicroBlaze platform MicroBlaze CPU PLB ICAP Controller Length register Address register Controller 32 Configuration Memory MB/s ICAP Primitive Soft driver Hard driver Wait for Reconfiguration order & Config busy FALSE Read Bitstream attributes in Configuration Table Send Bitstream attributes to ICAP Controller Wait for Length = 0 Config busy TRUE Direct Transfert Memory to ICAP Address ++ ; Length -- Length == 0 Config busy FALSE ReCoSoC - SUPELEC - 22 June
12 Partial reconfiguration Design flow steps Design Description Top Module Static Module - MicroBlaze platform - ICAP Controller - Video Interfaces Reconfigurable Module PU Configuration A Configuration B Floorplanning Synthesis Netlists Draw Reconfigurable Partition Specify any configuration Floorplan Place/Route/Generate Bitstreams Run implementation of Static and Reconfigurable Modules for each configuration Bitstreams ReCoSoC - SUPELEC - 22 June
13 Implementation results The design kit board comprises one Xilinx Virtex5-SX50T FPGA clocked at 100 MHz slices, 132 Blocks RAM of 36kb (4752 kb), 288 DSP blocks, Global bistream size: 2.5 MBytes. Upscaling reconfigurable operator Upscaling PU is clocked at 200 MHz for a performance of 200 Mpixels/s. Its complexity is 1241 slices The corresponding partial bitstream size is 57 kbytes Reconfiguration time : bitstream size / (400 MB/s) + overhead ( 7.5 µs) = 150 µs ReCoSoC - SUPELEC - 22 June
14 Outline Lab experience in PR (for SDR) Student Project (on a video application) application hardware platform design flow for PR reconfiguration management resources implementation results Conclusion ReCoSoC - SUPELEC - 22 June
15 Conclusion Student lab based on research activities and results PR is very promizing, mixing HW processing power and SW high flexibility PR studied in the SDR field but also interesting for any other dynamically flexible embedded system (video) ReCoSoC - SUPELEC - 22 June
16 Sorry to miss the event Many thanks to Guy GOGNIAT for presenting if you want more information: ReCoSoC - SUPELEC - 22 June
Reconfig'09 Cancun, Mexico
Reconfig'09 Cancun, Mexico New OPBHW Interface for Real-Time Partial Reconfiguration of FPGA Julien Delorme, Amor Nafkha, Pierre Leray, Christophe Moy SUPELEC/IETR 10 December 2009 SUPELEC - Campus de
From a Configuration Management to a Cognitive Radio Management of SDR Systems
From a Configuration Management to a Cognitive Radio Management of SDR Systems Loïg Godard, Christophe Moy, Jacques Palicot Abstract This paper proposes a functional management architecture for Cognitive
Techniques de conception et applications sur FPGAs partiellement reconfigurables
Techniques de conception et applications sur FPGAs partiellement reconfigurables Jean-Philippe Delahaye Doctorant à Supélec SUPELEC - Campus de Rennes - FRANCE SCEE team Signal, Communication and Embedded
Kirchhoff Institute for Physics Heidelberg
Kirchhoff Institute for Physics Heidelberg Norbert Abel FPGA: (re-)configuration and embedded Linux 1 Linux Front-end electronics based on ADC and digital signal processing Slow control implemented as
Partial and Dynamic reconfiguration of FPGAs: a top down design methodology for an automatic implementation
Partial and Dynamic reconfiguration of FPGAs: a top down design methodology for an automatic implementation Florent Berthelot, Fabienne Nouvel, Dominique Houzet To cite this version: Florent Berthelot,
Extending the Power of FPGAs. Salil Raje, Xilinx
Extending the Power of FPGAs Salil Raje, Xilinx Extending the Power of FPGAs The Journey has Begun Salil Raje Xilinx Corporate Vice President Software and IP Products Development Agenda The Evolution of
The new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links. Filippo Costa on behalf of the ALICE DAQ group
The new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links Filippo Costa on behalf of the ALICE DAQ group DATE software 2 DATE (ALICE Data Acquisition and Test Environment) ALICE is a
Eli Levi Eli Levi holds B.Sc.EE from the Technion.Working as field application engineer for Systematics, Specializing in HDL design with MATLAB and
Eli Levi Eli Levi holds B.Sc.EE from the Technion.Working as field application engineer for Systematics, Specializing in HDL design with MATLAB and Simulink targeting ASIC/FGPA. Previously Worked as logic
7a. System-on-chip design and prototyping platforms
7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit
Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah
(DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de [email protected] NIOS II 1 1 What is Nios II? Altera s Second Generation
FPGA Accelerator Virtualization in an OpenPOWER cloud. Fei Chen, Yonghua Lin IBM China Research Lab
FPGA Accelerator Virtualization in an OpenPOWER cloud Fei Chen, Yonghua Lin IBM China Research Lab Trend of Acceleration Technology Acceleration in Cloud is Taking Off Used FPGA to accelerate Bing search
Reconfigurable Low Area Complexity Filter Bank Architecture for Software Defined Radio
Reconfigurable Low Area Complexity Filter Bank Architecture for Software Defined Radio 1 Anuradha S. Deshmukh, 2 Prof. M. N. Thakare, 3 Prof.G.D.Korde 1 M.Tech (VLSI) III rd sem Student, 2 Assistant Professor(Selection
Data Center and Cloud Computing Market Landscape and Challenges
Data Center and Cloud Computing Market Landscape and Challenges Manoj Roge, Director Wired & Data Center Solutions Xilinx Inc. #OpenPOWERSummit 1 Outline Data Center Trends Technology Challenges Solution
Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com
Best Practises for LabVIEW FPGA Design Flow 1 Agenda Overall Application Design Flow Host, Real-Time and FPGA LabVIEW FPGA Architecture Development FPGA Design Flow Common FPGA Architectures Testing and
How To Design An Image Processing System On A Chip
RAPID PROTOTYPING PLATFORM FOR RECONFIGURABLE IMAGE PROCESSING B.Kovář 1, J. Kloub 1, J. Schier 1, A. Heřmánek 1, P. Zemčík 2, A. Herout 2 (1) Institute of Information Theory and Automation Academy of
Secured Embedded Many-Core Accelerator for Big Data Processing
Secured Embedded Many- Accelerator for Big Data Processing Amey Kulkarni PhD Candidate Advisor: Professor Tinoosh Mohsenin Energy Efficient High Performance Computing (EEHPC) Lab University of Maryland,
Nios II-Based Intellectual Property Camera Design
Nios II-Based Intellectual Property Camera Design Third Prize Nios II-Based Intellectual Property Camera Design Institution: Participants: Instructor: Xidian University Jinbao Yuan, Mingsong Chen, Yingzhao
WiSER: Dynamic Spectrum Access Platform and Infrastructure
WiSER: Dynamic Spectrum Access Platform and Infrastructure I. Seskar, D. Grunwald, K. Le, P. Maddala, D. Sicker, D. Raychaudhuri Rutgers, The State University of New Jersey University of Colorado, Boulder
FlexPath Network Processor
FlexPath Network Processor Rainer Ohlendorf Thomas Wild Andreas Herkersdorf Prof. Dr. Andreas Herkersdorf Arcisstraße 21 80290 München http://www.lis.ei.tum.de Agenda FlexPath Introduction Work Packages
Networking Virtualization Using FPGAs
Networking Virtualization Using FPGAs Russell Tessier, Deepak Unnikrishnan, Dong Yin, and Lixin Gao Reconfigurable Computing Group Department of Electrical and Computer Engineering University of Massachusetts,
Reconfigurable Architecture Requirements for Co-Designed Virtual Machines
Reconfigurable Architecture Requirements for Co-Designed Virtual Machines Kenneth B. Kent University of New Brunswick Faculty of Computer Science Fredericton, New Brunswick, Canada [email protected] Micaela Serra
Simplifying Embedded Hardware and Software Development with Targeted Reference Designs
White Paper: Spartan-6 and Virtex-6 FPGAs WP358 (v1.0) December 8, 2009 Simplifying Embedded Hardware and Software Development with Targeted Reference Designs By: Navanee Sundaramoorthy FPGAs are becoming
BDTI Solution Certification TM : Benchmarking H.264 Video Decoder Hardware/Software Solutions
Insight, Analysis, and Advice on Signal Processing Technology BDTI Solution Certification TM : Benchmarking H.264 Video Decoder Hardware/Software Solutions Steve Ammon Berkeley Design Technology, Inc.
FPGAs for Trusted Cloud Computing
FPGAs for Trusted Cloud Computing Traditional Servers Datacenter Cloud Servers Datacenter Cloud Manager Client Client Control Client Client Control 2 Existing cloud systems cannot offer strong security
Horst Görtz Institute for IT-Security
Horst Görtz Institute for IT-Security On the Vulnerability of FPGA Bitstream Encryption against Power Analysis Attacks Extracting Keys from Xilinx Virtex-II FPGAs Amir Moradi, Alessandro Barenghi, Timo
9/14/2011 14.9.2011 8:38
Algorithms and Implementation Platforms for Wireless Communications TLT-9706/ TKT-9636 (Seminar Course) BASICS OF FIELD PROGRAMMABLE GATE ARRAYS Waqar Hussain [email protected] Department of Computer
Video Conference System
CSEE 4840: Embedded Systems Spring 2009 Video Conference System Manish Sinha Srikanth Vemula Project Overview Top frame of screen will contain the local video Bottom frame will contain the network video
Model-based system-on-chip design on Altera and Xilinx platforms
CO-DEVELOPMENT MANUFACTURING INNOVATION & SUPPORT Model-based system-on-chip design on Altera and Xilinx platforms Ronald Grootelaar, System Architect [email protected] Agenda 3T Company profile Technology
High-Level Synthesis for FPGA Designs
High-Level Synthesis for FPGA Designs BRINGING BRINGING YOU YOU THE THE NEXT NEXT LEVEL LEVEL IN IN EMBEDDED EMBEDDED DEVELOPMENT DEVELOPMENT Frank de Bont Trainer consultant Cereslaan 10b 5384 VT Heesch
Getting Started with Embedded System Development using MicroBlaze processor & Spartan-3A FPGAs. MicroBlaze
Getting Started with Embedded System Development using MicroBlaze processor & Spartan-3A FPGAs This tutorial is an introduction to Embedded System development with the MicroBlaze soft processor and low
Float to Fix conversion
www.thalesgroup.com Float to Fix conversion Fabrice Lemonnier Research & Technology 2 / Thales Research & Technology : Research center of Thales Objective: to propose technological breakthrough for the
FPGA-based Multithreading for In-Memory Hash Joins
FPGA-based Multithreading for In-Memory Hash Joins Robert J. Halstead, Ildar Absalyamov, Walid A. Najjar, Vassilis J. Tsotras University of California, Riverside Outline Background What are FPGAs Multithreaded
MsC in Advanced Electronics Systems Engineering
MsC in Advanced Electronics Systems Engineering 1 2 General overview Location: Dijon, University of Burgundy, France Tuition Fees : 475 / year Course Language: English Course duration: 1 year Level: Second
Reconfigurable System-on-Chip Design
Reconfigurable System-on-Chip Design MITCHELL MYJAK Senior Research Engineer Pacific Northwest National Laboratory PNNL-SA-93202 31 January 2013 1 About Me Biography BSEE, University of Portland, 2002
Software Defined Radio Architecture for NASA s Space Communications
From July 2007 High Frequency Electronics Copyright 2007 Summit Technical Media Software Defined Radio Architecture for NASA s Space Communications By Maximilian C. Scardelletti, Richard C. Reinhart, Monty
Seeking Opportunities for Hardware Acceleration in Big Data Analytics
Seeking Opportunities for Hardware Acceleration in Big Data Analytics Paul Chow High-Performance Reconfigurable Computing Group Department of Electrical and Computer Engineering University of Toronto Who
FPGA Music Project. Matthew R. Guthaus. Department of Computer Engineering, University of California Santa Cruz http://vlsida.soe.ucsc.
Department of Computer Engineering, University of California Santa Cruz http://vlsida.soe.ucsc.edu Biographic Info 2006 PhD, University of Michigan in Electrical Engineering 2003-2005 Statistical Physical
Architectures and Platforms
Hardware/Software Codesign Arch&Platf. - 1 Architectures and Platforms 1. Architecture Selection: The Basic Trade-Offs 2. General Purpose vs. Application-Specific Processors 3. Processor Specialisation
White Paper Streaming Multichannel Uncompressed Video in the Broadcast Environment
White Paper Multichannel Uncompressed in the Broadcast Environment Designing video equipment for streaming multiple uncompressed video signals is a new challenge, especially with the demand for high-definition
Software Stacks for Mixed-critical Applications: Consolidating IEEE 802.1 AVB and Time-triggered Ethernet in Next-generation Automotive Electronics
Software : Consolidating IEEE 802.1 AVB and Time-triggered Ethernet in Next-generation Automotive Electronics Soeren Rumpf Till Steinbach Franz Korf Thomas C. Schmidt [email protected] September
IMPLEMENTATION OF FPGA CARD IN CONTENT FILTERING SOLUTIONS FOR SECURING COMPUTER NETWORKS. Received May 2010; accepted July 2010
ICIC Express Letters Part B: Applications ICIC International c 2010 ISSN 2185-2766 Volume 1, Number 1, September 2010 pp. 71 76 IMPLEMENTATION OF FPGA CARD IN CONTENT FILTERING SOLUTIONS FOR SECURING COMPUTER
Networking Remote-Controlled Moving Image Monitoring System
Networking Remote-Controlled Moving Image Monitoring System First Prize Networking Remote-Controlled Moving Image Monitoring System Institution: Participants: Instructor: National Chung Hsing University
Offline HW/SW Authentication for Reconfigurable Platforms
Offline HW/SW Authentication for Reconfigurable Platforms Eric Simpson Virginia Tech [email protected] Patrick Schaumont Virginia Tech [email protected] Abstract Many Field-Programmable Gate Array (FPGA) based
Open Flow Controller and Switch Datasheet
Open Flow Controller and Switch Datasheet California State University Chico Alan Braithwaite Spring 2013 Block Diagram Figure 1. High Level Block Diagram The project will consist of a network development
FPGA Design From Scratch It all started more than 40 years ago
FPGA Design From Scratch It all started more than 40 years ago Presented at FPGA Forum in Trondheim 14-15 February 2012 Sven-Åke Andersson Realtime Embedded 1 Agenda Moore s Law Processor, Memory and Computer
IVS-200 Enter: intelligent "Enter" video analytics server. Model: IVS-200 Enter
IVS-200 Enter: intelligent "Enter" video analytics server Model: IVS-200 Enter IVS-200 Enter is a one-channel intelligent active alert video analytics server, designed to add intelligent video Enter analytics
Improved Method for Parallel AES-GCM Cores Using FPGAs
Improved Method for Parallel -GCM Cores Using FPGAs Karim Moussa Ali Abdellatif, Roselyne Chotin-Avot, abib Mehrez To cite this version: Karim Moussa Ali Abdellatif, Roselyne Chotin-Avot, abib Mehrez.
Algorithmic Skeletons for the Design of Partially Reconfigurable Systems
for the Design of Partially Reconfigurable Systems Heinz Nixdorf Institute, Florian Dittmann Stefan Frank Franz Rammig Universität Paderborn Motivation Dynamically Reconfigurable Systems - Promising benefits
All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule
All Programmable Logic Hans-Joachim Gelke Institute of Embedded Systems Institute of Embedded Systems 31 Assistants 10 Professors 7 Technical Employees 2 Secretaries www.ines.zhaw.ch Research: Education:
SOFTWARE RADIO AND DYNAMIC RECONFIGURATION ON A DSP/FPGA PLATFORM
SOFTWARE RADIO AND DYNAMIC RECONFIGURATION ON A DSP/FPGA PLATFORM J. P. Delahaye 1, G. Gogniat 2, C. Roland 2, P. Bomel 2 1 IETR/Supelec - Campus de Rennes, Av. de la Boulais, BP 81127 35511 Cesson-sévigné
NIOS II Based Embedded Web Server Development for Networking Applications
NIOS II Based Embedded Web Server Development for Networking Applications 1 Sheetal Bhoyar, 2 Dr. D. V. Padole 1 Research Scholar, G. H. Raisoni College of Engineering, Nagpur, India 2 Professor, G. H.
A General Framework for Tracking Objects in a Multi-Camera Environment
A General Framework for Tracking Objects in a Multi-Camera Environment Karlene Nguyen, Gavin Yeung, Soheil Ghiasi, Majid Sarrafzadeh {karlene, gavin, soheil, majid}@cs.ucla.edu Abstract We present a framework
2. TEACHING ENVIRONMENT AND MOTIVATION
A WEB-BASED ENVIRONMENT PROVIDING REMOTE ACCESS TO FPGA PLATFORMS FOR TEACHING DIGITAL HARDWARE DESIGN Angel Fernández Herrero Ignacio Elguezábal Marisa López Vallejo Departamento de Ingeniería Electrónica,
Virtual Network Provisioning and Fault-Management across Multiple Domains
Virtual Network Provisioning and Fault-Management across Multiple Domains Distinguished Speaker Series Democritus University of Thrace, Greece Panagiotis Papadimitriou November 2010 Introduction The Internet
FPGA PCIe Bandwidth. Abstract. 1 Introduction. Mike Rose. Department of Computer Science and Engineering University of California San Diego
FPGA PCIe Bandwidth Mike Rose Department of Computer Science and Engineering University of California San Diego June 9, 2010 Abstract The unique fusion of hardware and software that characterizes FPGAs
Getting the most TCP/IP from your Embedded Processor
Getting the most TCP/IP from your Embedded Processor Overview Introduction to TCP/IP Protocol Suite Embedded TCP/IP Applications TCP Termination Challenges TCP Acceleration Techniques 2 Getting the most
Contents. System Development Models and Methods. Design Abstraction and Views. Synthesis. Control/Data-Flow Models. System Synthesis Models
System Development Models and Methods Dipl.-Inf. Mirko Caspar Version: 10.02.L.r-1.0-100929 Contents HW/SW Codesign Process Design Abstraction and Views Synthesis Control/Data-Flow Models System Synthesis
PCIe AHCI-IP Demo Instruction Rev1.0 10-Jul-15
PCIe AHCI-IP Demo Instruction Rev1.0 10-Jul-15 This document describes the instruction to show PCIeSSD demo by using SATA AHCI-IP, SATA-IP, and PCIeIP connecting with SATA-III/II SSD on Xilinx evaluation
AN FPGA FRAMEWORK SUPPORTING SOFTWARE PROGRAMMABLE RECONFIGURATION AND RAPID DEVELOPMENT OF SDR APPLICATIONS
AN FPGA FRAMEWORK SUPPORTING SOFTWARE PROGRAMMABLE RECONFIGURATION AND RAPID DEVELOPMENT OF SDR APPLICATIONS David Rupe (BittWare, Concord, NH, USA; [email protected]) ABSTRACT The role of FPGAs in Software
DynaCORE Coprocessor
DynaCORE Coprocessor Dynamically Reconfigurable Coprocessor for Network Processors Carsten Albrecht, Roman Koch, Christoph Osterloh, Thilo Pionteck,, Erik Maehle Universität t zu LübeckL Head: Prof. Dr.-Ing
Embedded Systems. introduction. Jan Madsen
Embedded Systems introduction Jan Madsen Informatics and Mathematical Modeling Technical University of Denmark Richard Petersens Plads, Building 321 DK2800 Lyngby, Denmark [email protected] Wireless Sensor
A Mixed-Signal System-on-Chip Audio Decoder Design for Education
A Mixed-Signal System-on-Chip Audio Decoder Design for Education R. Koenig, A. Thomas, M. Kuehnle, J. Becker, E.Crocoll, M. Siegel @itiv.uni-karlsruhe.de @ims.uni-karlsruhe.de
A Storage Architecture for High Speed Signal Processing: Embedding RAID 0 on FPGA
Journal of Signal and Information Processing, 12, 3, 382-386 http://dx.doi.org/1.4236/jsip.12.335 Published Online August 12 (http://www.scirp.org/journal/jsip) A Storage Architecture for High Speed Signal
FPGAs in Next Generation Wireless Networks
FPGAs in Next Generation Wireless Networks March 2010 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 FPGAs in Next Generation
Rapid System Prototyping with FPGAs
Rapid System Prototyping with FPGAs By R.C. Coferand Benjamin F. Harding AMSTERDAM BOSTON HEIDELBERG LONDON NEW YORK OXFORD PARIS SAN DIEGO SAN FRANCISCO SINGAPORE SYDNEY TOKYO Newnes is an imprint of
Operating System Support for Multiprocessor Systems-on-Chip
Operating System Support for Multiprocessor Systems-on-Chip Dr. Gabriel marchesan almeida Agenda. Introduction. Adaptive System + Shop Architecture. Preliminary Results. Perspectives & Conclusions Dr.
Avoiding pitfalls in PROFINET RT and IRT Node Implementation
Avoiding pitfalls in PROFINET RT and IRT Node Implementation Prof. Hans D. Doran ZHAW / Institute of Embedded Systems Technikumstrasse 9, 8400 Winterthur, Switzerland E-Mail: [email protected] Lukas Itin
Agenda. Michele Taliercio, Il circuito Integrato, Novembre 2001
Agenda Introduzione Il mercato Dal circuito integrato al System on a Chip (SoC) La progettazione di un SoC La tecnologia Una fabbrica di circuiti integrati 28 How to handle complexity G The engineering
International Journal of Advancements in Research & Technology, Volume 2, Issue3, March -2013 1 ISSN 2278-7763
International Journal of Advancements in Research & Technology, Volume 2, Issue3, March -2013 1 FPGA IMPLEMENTATION OF HARDWARE TASK MANAGEMENT STRATEGIES Assistant professor Sharan Kumar Electronics Department
Adaptive Radio. Cognitive Radio
What are Cognitive Radio and Dynamic Spectrum Access SDR can act as a key enabling technology for a variety of other reconfigurable radio equipments commonly discussed in the advanced wireless market 1.
Product Development Flow Including Model- Based Design and System-Level Functional Verification
Product Development Flow Including Model- Based Design and System-Level Functional Verification 2006 The MathWorks, Inc. Ascension Vizinho-Coutry, [email protected] Agenda Introduction to Model-Based-Design
Multimedia Data Transmission over Wired/Wireless Networks
Multimedia Data Transmission over Wired/Wireless Networks Bharat Bhargava Gang Ding, Xiaoxin Wu, Mohamed Hefeeda, Halima Ghafoor Purdue University Website: http://www.cs.purdue.edu/homes/bb E-mail: [email protected]
Embedded Systems: map to FPGA, GPU, CPU?
Embedded Systems: map to FPGA, GPU, CPU? Jos van Eijndhoven [email protected] Bits&Chips Embedded systems Nov 7, 2013 # of transistors Moore s law versus Amdahl s law Computational Capacity Hardware
How To Develop An Iterio Data Acquisition System For A Frustreo (Farc) (Iterio) (Fcfc) (For Aterio (Fpc) (Orterio).Org) (Ater
ITER Fast Plant System Controller Prototype Based on PXI Platform M.Ruiz & J.Vega on behalf of CIEMAT/UPM/IST/ITER team Universidad Politécnica de Madrid Asociación Euratom/CIEMAT IPFN, Instituto Superior
Performance Oriented Management System for Reconfigurable Network Appliances
Performance Oriented Management System for Reconfigurable Network Appliances Hiroki Matsutani, Ryuji Wakikawa, Koshiro Mitsuya and Jun Murai Faculty of Environmental Information, Keio University Graduate
Architectures for Distributed Real-time Systems
SDP Workshop Nashville TN 13 Dec 2001 Architectures for Distributed Real-time Systems Michael W. Masters NSWCDD Building Systems for the Real World What is the Problem? Capability sustainment Affordable
3 Software Defined Radio Technologies
3 Software Defined Radio Technologies 3-1 Software Defined Radio for Next Generation Seamless Mobile Communication Systems In this paper, the configuration of the newly developed small-size software defined
Codesign: The World Of Practice
Codesign: The World Of Practice D. Sreenivasa Rao Senior Manager, System Level Integration Group Analog Devices Inc. May 2007 Analog Devices Inc. ADI is focused on high-end signal processing chips and
Aims and Objectives. E 3.05 Digital System Design. Course Syllabus. Course Syllabus (1) Programmable Logic
Aims and Objectives E 3.05 Digital System Design Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: [email protected] How to go
Embedded System Hardware - Processing (Part II)
12 Embedded System Hardware - Processing (Part II) Jian-Jia Chen (Slides are based on Peter Marwedel) Informatik 12 TU Dortmund Germany Springer, 2010 2014 年 11 月 11 日 These slides use Microsoft clip arts.
Laboratoryof Electronics, Antennas and Telecommunications (UMR 7248)
INSIS Laboratoryof Electronics, Antennas and Telecommunications (UMR 7248) LEAT - Université Nice-Sophia Antipolis, UMR CNRS 7248 Campus Sophi@Tech - Bâtiment Forum 930 route des Colles, BP 145, 06903
http://www.ece.ucy.ac.cy/labs/easoc/people/kyrkou/index.html BSc in Computer Engineering, University of Cyprus
Christos Kyrkou, PhD KIOS Research Center for Intelligent Systems and Networks, Department of Electrical and Computer Engineering, University of Cyprus, Tel:(+357)99569478, email: [email protected] Education
Distributed Reconfigurable Hardware for Image Processing Acceleration
Distributed Reconfigurable Hardware for Image Processing Acceleration Julio D. Dondo, Jesús Barba, Fernando Rincón, Francisco Sánchez, David D. Fuente and Juan C. López School of Computer Engineering,
T-BOXN12R. First steps with T-BOXN12R. You can make it wireless. Date: 2004-07-16 Version 1.0
T-BOXN12R You can make it wireless First steps with T-BOXN12R Date: 2004-07-16 Version 1.0 Content 1. Purpose of this document... 3 2. T-BoxN12R overview... 4 3. First step... 5 3.1. Preparing your workshop
IPv6 Challenges for Embedded Systems István Gyürki 30.08.2011
IPv6 Challenges for Embedded Systems István Gyürki 30.08.2011 AGENDA Introduction IPv6 why do we need it? Selecting the right TCP/IP stack Case study Conclusions Page 2 Company Profile Wireless Products
ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT
216 ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT *P.Nirmalkumar, **J.Raja Paul Perinbam, @S.Ravi and #B.Rajan *Research Scholar,
A Complete Multi-Processor System-on-Chip FPGA-Based Emulation Framework
A Complete Multi-Processor System-on-Chip FPGA-Based Emulation Framework Pablo G. Del Valle, David Atienza, Ivan Magan, Javier G. Flores, Esther A. Perez, Jose M. Mendias, Luca Benini, Giovanni De Micheli
HARDWARE IMPLEMENTATION OF TASK MANAGEMENT IN EMBEDDED REAL-TIME OPERATING SYSTEMS
HARDWARE IMPLEMENTATION OF TASK MANAGEMENT IN EMBEDDED REAL-TIME OPERATING SYSTEMS 1 SHI-HAI ZHU 1Department of Computer and Information Engineering, Zhejiang Water Conservancy and Hydropower College Hangzhou,
Research Report: The Arista 7124FX Switch as a High Performance Trade Execution Platform
Research Report: The Arista 7124FX Switch as a High Performance Trade Execution Platform Abstract: Many groups are working on reducing trading execution latency - the time from a critical Ethernet frame
Network connectivity controllers
Network connectivity controllers High performance connectivity solutions Factory Automation The hostile environment of many factories can have a significant impact on the life expectancy of PCs, and industrially