HDI-Baugruppen der Zukunft - Applikationen, Entwurf, Technologien
|
|
- Elijah Hoover
- 8 years ago
- Views:
Transcription
1 HDI-Baugruppen der Zukunft - Applikationen, Entwurf, Technologien 2,5D SiP Vertikale Integration heterogener Mikroschaltungen Stephan Guttowski 2), David Polityko 1), Herbert Reichl 1) 1) Technical University Berlin, FSP Mikroperipherik (TUB-MP) 2) Fraunhofer Institute for Reliability and Microintegration (Fraunhofer IZM Berlin) Stephan.Guttowski@izm.fraunhofer.de
2 Contents Introduction HDI and vertical SiP integration Physical design for 2D HDI Vertical SiP integration Manual Design approach and parameters Multicriteria design approach - automation of placement and technology selection for 2,5D SiP 1/ 31
3 Introduction HDI boards today HDI boards tomorrow [Amkor] [Messring] Hihgly integrated 2D PCB s and semi vertical boards with lower integration density [Amkor] 2,5D System-in-Package multiple vertically integrated HDI Boards increasing integration density 2/ 31
4 Introduction HDI boards today Solder Mask Cu Top l w l s S d 5 c 4 c 3 d 3 c 2 d 1 d 4 c 1 d 2 Core d i Via Land Via TH Substrate Parameter HDI MCM-L PCB common MCM-C Ceramik MCM-D Thinfilm Line width [µm] (45) Line space [µm] (45) Via Land ø [µm] (<) No. Layer Diel. Const. 2, , ,7...3,5 Material FR4 FR4 Keramik Si, Metall Price (approx) medium low cents/cm 2 medium high $/cm 2 3/ 31
5 HDI and 2,5D SiP Laminated HDI boards vs. thin film Wiring density - HDI line width line space ratio is scaled down to 50µm Very flexible via constructions (blind, buried, plugged ) Flexible substrate layers construction (prepreg-core combinations) Double sided metallisation and assembly possible Laminated substrates are well suited for application within the advance integration approaches and especially for 2,5D SiP Integration 4/ 31
6 HDI and 2,5D SiP Today's SiP applications a) [Intel] Intel Prozessor PXA27x as Fold-Stack-SiP in Motorola s E680 Tri-Band Mobile Phone [Motorola] PSvfBGA, [Amkor], Memories and µc µz MCP Folded-Die and Ball-Stack, [Tessera] 5/ 31
7 HDI and 2,5D SiP SiP Market Facts Mio. pieces Automotive Consumer Wireless Others (Med.,Comp., Aero) / 31
8 HDI and 2,5D SiP Future Vision Pervasive Computing Ambient Intelligence egrain Sensor Networks - heterogeneous Systems in their Nature - Extreme Miniaturization Requirements -... Fraunhofer IZM egrain Roadmap - Choosing an optimal Integration Technology for the next Miniaturization Step Sensors and Actuators Antenna / Communication µcontroller, Memory Power Supply / Generation 7/ 31
9 Physical Design What is System-In-Package? - any combination of semiconductors, passives, and interconnects integrated into a single package [ITRS] -no limitation to any technology or integration approach What is 2,5D SiP Integration? - Vertically Stacked Layer - Heterogeneous Components - Challenging for On-Chip Integration - Size/Weight/Integr. Density Advantages compared to On-Board Integration SiP Challenges -No Standardisation in Technology -Design Analytic - Beginning - No clear defined Parameters for Optimal Technology Selection 100 [%] Bare Die (COB) Trough Hole (TO,Dip) Surface Mount (SO,QFP ) Array (FlipChip,BGA,CSP) [Smith&Tessier / Amkor] 2,5D / 31
10 Physical Design What is Physical Design? System Design: Functional & Structural Analysis Reset SW Idle S µp RF RX TX Components, Net Lists E System behaviour, Schematic definition, Components selection Verification Technol. Parameter Equipment-, Process-, Material Data Layout, Gerber Manufacturing Data, Gerber Physical Design Technology Selection Geometrical Layout Technological Realisation Prototyping 9/ 31
11 Planar Integration Physical Design for 2D HDI based MCM Schematic-> Net lists, Components incl. Dice-> Geometries Partitioning Layout Physical Design 2D System Complexity Placement Global Routing System Design oriented Technology Parameter Interconnect FC-WireBond Substrate MCM-L,C,D Technology Selection Thermal Simulation Technology Design Rules Detailed Routing Validation -Extraction -Parasitics Electrical Simulation 10 / 31
12 Planar Integration Design Main Stream: Partitioning, Placement, Routing Partitioning -Heuristic - Kerninghan&Lin -... Routing -Rents Rule - SLICE Routing -... Placement - Rubber Band -MinCut -... Mathematical Problem with different Boundary Conditions: - Wirelenth optimisation - Floor plan/area Optimisation - Analog/Dig. Separation, EMC - Thermal Aspects / 31
13 Planar Integration Physical Design for 2D MCM II Schematic-> Net lists, Components incl. Dice-> Geometries Partitioning Layout Physical Design 2D System Complexity Placement Global Routing System Design oriented Technology Parameter Interconnect FC-WireBond Substrate MCM-L,C,D Technology Selection Thermal Simulation Technology Design Rules Detailed Routing Validation -Extraction -Parasitics Electrical Simulation 12 / 31
14 Planar Integration Technology Parameter 2D Substrate Interconnects MCM-L MCM-C MCM-D HDI Standard PCB Ceramics Thinfilm Line width [µm] Line space [µm] Via land ø [µm] no. layers Dielectrics Epoxy Current Status Epoxy 2DAlumina BCB/PBO Diel.const. 2,3 4,7 4, Design algorithms und numerous tools 2,7...3,5 Base material (Autoplacer, FR4 Autorouter) FR4(Mentor, Alumina Cadence...) silicon, metal Price (4 layers) medium Low (cents/cm²) medium High ($/cm²) Technology standardisation, parametrical interface to design Wire Bond Flip Chip TAB Min pad Die pitch [µm] Substr Mounting serial (2-10 bonds/sec) parallel serial/parallel Electr. Performance L [nh] 1-5 0,06-0,2 1-3 C [pf] 0,2-0,6 0,02-0,03 0,2-0,6 Mechanical Protection glob top underfill none 13 / 31
15 Vertical Integration Physical Design for 2,5D, Manual Approach Schematic->Net lists, Components incl. Dice->Geometries System Complexity Global Partition. Global Placement Global Routing Global 2,5D Layout Technology free Physical Design 2,5D Technology Parameter Stacking Techn. Substrate, VIC Technology Selection Technology Design Rules Detailed Partitioning Detailed Placement Detailed Routing Detailed Layout 2D Layer Technology based Validation -Extraction -Parasitics Thermal Simulation Electrical Simulation 14 / 31
16 Vertical Integration Global Partitioning, Placement, Routing L2 Mathematical problem with a number of boundary conditions / objectives : - floor plan and volume minimization - power/ground decoupling - minim. vertical Interconnects - testability -... Routing: optimization of nets between layers L1 L1 L0 L0 Partitioning: grouping/allocation of components on certain layer L2 Placement: arrangement of layers in stack 15 / 31
17 Vertical Integration??? Not Uniform Nomenclature 3(2,5)D Vertical SiP, Stacked CSP, Three Dimensional Multichip Integration, Chip Stack... No Standards accepted across the Industry Classification in Literature/Papers by Integration Level (Wafer-, Chip-, Pack./Modul-Stack) [Reichl/ZM, Kada/Sharp] by Interconnects Technology (Area, Periphery) [Al-Sarawi/Adelaid Univ.] Technology oriented, further interpretation possible 16 / 31
18 Vertical Integration Technology Parameter 2,5D Signal Redistribution Capability Stacked Stacked Flex Molded Dice Modules Folded Devices Vertical Wiring - - high medium Lateral Wiring low high high medium Passives Discrete low high high high Integration Capability embedded low high medium medium Wire Length WL high medium high high No Funct. Layer L Up to Layer Thickness L=G+C Layer Gap G[µm] negligible Carrier C[µm] µ VIC Density [1/(mm 2 mm)] 0,5; ~f(g) 0,5 3;~f(G) ???? 17 / 31
19 Vertical Integration Parameters Placement automation 18 / 31
20 Vertical Integration Parameters Placement automation 19 / 31
21 Vertical Integration Parameters Placement automation 20 / 31
22 Vertical Integration Parameters Placement automation 21 / 31
23 Vertical Integration Parameters Placement automation 0,8b b b 2 G C 200 N N=194 p s Thinned Dice Thin Bumps N= SMD Thickness Area Typical Die Thickness Area N= N= Avic 9G² N=12 N=8 0 0,1 0,2 0,3 0,4 0,5 0,6 0,7 0,8 0,9 1 G[mm] 22 / 31
24 Technology Constrained 2.5D Component Placement 2.5D Placement Automation: Tool for constrained component placement and technology selection based on the mathematical methods (combinatorial Optimisation) targeting multicriterial 2.5D SiP Design (Volume & Wiring Minimisation etc.) N N=194 Soldered Modules N= Stacked Dice Stacked Modules Flex Folded Molded Devices Redistribution Vertical - - high medium Capability Lateral low high high medium Passives Discrete low high high high Integration Capability embedded low high medium medium N=133 Wire Length const. Folded WL Flex high medium high high No Funct. Layer L Up to Layer Thickness Layer Gap G[µm] negligible L=G+C Carrier C[µm] µ? VIC Density [1/(mm 2 mm)]?0,5; ~f(g) 0,5 3;~f(G) ???? N= N=31 Systemintegration Parameter 0603 N=12 N=8 0,1 0,2 0,3 0,4 0,5 0,6 0,7 0,8 0,9 1 G[mm] Fraunhofer IZM Volume Pack and sorting algorithmic folded Stacked Wire lenth Fraunhofer ITWM 3D SiP Expert Autoplacer and technology selection tool 23 / 31
25 Vertical Integration Physical Design for 2,5D manual Approach Schematic->Net lists, Components incl. Dice->Geometries System Complexity Global Partition. Global Placement Global Routing Global 2,5D Layout Technology free ENB Physical Design 2,5D Technology Parameter Stacking Techn. Substrate, VIC Technology Selection Technology Design Rules Detailed Partitioning Detailed Placement Detailed Routing Detailed Layout 2D Layer Technology based Validation -Extraction -Parasitics Thermal Simulation Electrical Simulation 24 / 31
26 Vertical Integration Physical Design for 2,5D Schematic->Net lists, Components incl. Dice->Geometries System Complexity Global Partition. Global Placement Global Routing Global 2,5D Layout Technology free Physical Design 2,5D Technology Parameter Stacking Techn. Substrate, VIC Technology Selection Technology Design Rules Detailed Partitioning Detailed Placement Detailed Routing Detailed Layout 2D Layer Technology based Validation -Extraction -Parasitics Thermal Simulation Electrical Simulation 25 / 31
27 Multicriterial Approach for Automation of Global Design for 2,5D Schematic->Net lists, Components & Geometries Technology Modelling Constraints Parameter Technology 1 Global Part. Placement Rout. Technology 2 Global Part. Placement Rout.... Technology N Global Part. Placement Rout. Design 1...n Design 1...n Design 1...n Design/Technology-Selection Multicriterial Design Rules Detailed Partition. Detailed Placem. Detail Routing Detailed Design 2D Validation -Extraction -Parasitics Thermal Simulation Electrical simulation 26 / 31
28 Multicriterial Approach for Automation of Global Design for 2,5D Schematic->Net lists, Components & Geometries Technology ENB Modelling Constraints Parameter Technology 1 Global Part. Placement Rout. Technology 2 Global Part. Placement Rout.... Technology N Global Part. Placement Rout. Design 1...n Design 1...n Design 1...n Design/Technology-Selection Multicriterial Design Rules Detailed Partition. Detailed Placem. Detail Routing Detailentwurf 2D Ebenen Validation -Extraction -Parasitics Thermal Simulation Electical simulation 27 / 31
29 Multicriterial Optimization for 2.5D SiP Folded Stacked 3D SiP Expert - Multicriterial Layout Options and Technology Selection Stack vs. Folded Flex, constrained by technological geometry models Layer Number {2 4} Layer Size / Perimeter Volume Wire Length ViC Number -. Perspective: electromagnetic & thermal constraints NP-Hard combinatorial optimization problem Approximated Pareto frontier Patent pending 28 / 31
30 Multicriterial Optimization for 2.5D SiP, Stacked vs. Folded Stacked + shorter wirelength number of vertical interconnects - Bigger XY dimensions Folded Stacked Folded + smaller XY dimensions number of vertical interconnects - High Z dimension Patent pending 29 / 31
31 Summary HDI technology is similar important for packaging purposes as thin film or ceramics Wide usage of HDI laminated boards for vertical Integration Call for tools - new design methods are required Further researches in the area of advanced SiP are on going at Fraunhofer IZM 30 / 31
32 Contract Designs and Simulation for Advanced Boards 31 / 31
33 System Design & IZM 32 / 31
34 33 / 31
1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.
.Introduction If the automobile had followed the same development cycle as the computer, a Rolls- Royce would today cost $00, get one million miles to the gallon and explode once a year Most of slides
More informationDual Integration - Verschmelzung von Wafer und Panel Level Technologien
ERÖFFNUNG DES INNOVATIONSZENTRUMS ADAPTSYS Dual Integration - Verschmelzung von Wafer und Panel Level Technologien Dr. Michael Töpper BDT Introduction Introduction Why do we need such large machines to
More informationPreface xiii Introduction xv 1 Planning for surface mount design General electronic products 3 Dedicated service electronic products 3 High-reliability electronic products 4 Defining the environmental
More informationSiP & Embedded Passives ADEPT-SiP Project
System-in-Package () and the ADEPT- Project David Pedder TWI Ltd, Granta Park, Great Abington, Cambridge Copyright 2006 ADEPT- & Embedded Passives ADEPT- Project Objectives Programme Partners ADEPT- Architecture
More informationCIRCUITS AND SYSTEMS- Assembly and Printed Circuit Board (PCB) Package Mohammad S. Sharawi ASSEMBLY AND PRINTED CIRCUIT BOARD (PCB) PACKAGE
ASSEMBLY AND PRINTED CIRCUIT BOARD (PCB) PACKAGE Mohammad S. Sharawi Electrical Engineering Department, King Fahd University of Petroleum and Minerals Dhahran, 31261 Saudi Arabia Keywords: Printed Circuit
More informationFraunhofer IZM-ASSID Targets
FRAUNHOFER INSTITUTE FoR Reliability and MiCroinTegration IZM Fraunhofer IZM ASSID All Silicon System Integration Dresden All Silicon System Integration Dresden Fraunhofer IZM-ASSID Fraunhofer IZM The
More informationA Manufacturing Technology Perspective of: Embedded Die in Substrate and Panel Based Fan-Out Packages
A Manufacturing Technology Perspective of: Embedded Die in Substrate and Panel Based Fan-Out Packages Bernd K Appelt Director WW Business Development April 24, 2012 Table of Content Definitions Wafer Level
More informationFraunhofer ISIT, Itzehoe 14. Juni 2005. Fraunhofer Institut Siliziumtechnologie (ISIT)
Research and Development centre for Microelectronics and Microsystems Applied Research, Development and Production for Industry ISIT applies an ISO 9001:2000 certified quality management system. Certificate
More informationEmbedding components within PCB substrates
Embedding components within PCB substrates Max Clemons, Altium - March 19, 2014 Continued pressure for electronic devices that provide greater functionality in ever-smaller formfactors is not only providing
More informationWebinar: HDI 2 Perfection in HDI Optimal use of the HDI technology Würth Elektronik Circuit Board Technology
Webinar: HDI 2 Perfection in HDI Optimal use of the HDI technology Würth Elektronik Circuit Board Technology www.we-online.de Seite 1 04.09.2013 Agenda Overview Webinar HDI 1 Route out a BGA Costs Roadmap
More informationECP Embedded Component Packaging Technology
ECP Embedded Component Packaging Technology A.Kriechbaum, H.Stahr, M.Biribauer, N.Haslebner, M.Morianz AT&S Austria Technologie und Systemtechnik AG Abstract The packaging market has undergone tremendous
More informationHow To Calculate Thermal Resistance On A Pb (Plastipo)
VISHAY BEYSCHLAG Resistive Products 1. INTRODUCTION Thermal management is becoming more important as the density of electronic components in modern printed circuit boards (PCBs), as well as the applied
More informationHigh Density SMT Assemblies Based on Flex Substrates
High Density SMT Assemblies Based on Flex Substrates Robert Larmouth, James Keating Teledyne Electronic Technologies 110 Lowell Rd., Hudson, NH 03051 (603) 889-6191 Abstract The industry trend to shrink
More informationDevelopment of a Design & Manufacturing Environment for Reliable and Cost-Effective PCB Embedding Technology
Development of a Design & Manufacturing Environment for Reliable and Cost-Effective PCB Embedding Technology Outline Introduction CAD design tools for embedded components Thermo mechanical design rules
More informationGraser User Conference Only
Miniaturization- Rigid-Flex Design with Allegro Jonathan Lee / Graser 31/Oct/2014 Rigid-Flex Design with Allegro Miniaturization Design Miniaturization through Rigid-Flex Rigid-Flex Design Flow Miniaturization
More informationCopyright 2008 IEEE. Reprinted from ECTC2008 Proceedings.
Copyright 2008 IEEE. Reprinted from ECTC2008 Proceedings. This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Amkor
More informationDesigning with High-Density BGA Packages for Altera Devices
2014.12.15 Designing with High-Density BGA Packages for Altera Devices AN-114 Subscribe As programmable logic devices (PLDs) increase in density and I/O pins, the demand for small packages and diverse
More informationMMIC packaging. 1. Introduction 2. Data interface. Data submittal methods. Data formats. Single chip & MCM solutions. Contents
MMIC packaging MMIC packaging Contents 1. Introduction Page 2 2. Data Interface Page 2 3. Microwave package design requirement Page 3 4. Materials Page 3 5. Package layout design guidelines Page 4 6. Package
More informationHDI. HDI = High Density Interconnect. Kenneth Jonsson Bo Andersson. NCAB Group
HDI HDI = High Density Interconnect Kenneth Jonsson Bo Andersson NCAB Group Definitions / Standards (IPC) Pros & Cons Key equipment Build-ups Choice of material Design rules IPC HDI reliability (µvia stacked
More informationRecent Developments in Active Implants. Innovation of interconnections for Active Implant Applications
Recent Developments in Active Implants Innovation of interconnections for Active Implant Applications Valtronic s Overview 1) Introduction of Valtronic: from Micro-technology to Medtech 2) Active Implants:
More informationMiniaturizing Flexible Circuits for use in Medical Electronics. Nate Kreutter 3M
Miniaturizing Flexible Circuits for use in Medical Electronics Nate Kreutter 3M Drivers for Medical Miniaturization Market Drivers for Increased use of Medical Electronics Aging Population Early Detection
More information(11) PCB fabrication / (2) Focused assembly
Company Fact Sheet TTM Technologies, Inc. is a world-wide leader in the manufacture of technologically advanced PCBs, backplane and sub-system assemblies. Our Global Presence / Local Knowledge approach
More informationCore Power Delivery Network Analysis of Core and Coreless Substrates in a Multilayer Organic Buildup Package
Core Power Delivery Network Analysis of Core and Coreless Substrates in a Multilayer Organic Buildup Package Ozgur Misman, Mike DeVita, Nozad Karim, Amkor Technology, AZ, USA 1900 S. Price Rd, Chandler,
More informationBall Grid Array (BGA) Technology
Chapter E: BGA Ball Grid Array (BGA) Technology The information presented in this chapter has been collected from a number of sources describing BGA activities, both nationally at IVF and reported elsewhere
More informationFlexible Solutions. Hubert Haidinger Director PE/CAM BU Industrial & Automotive 5.June 2013. www.ats.net
Flexible Solutions Hubert Haidinger Director PE/CAM BU Industrial & Automotive 5.June 2013 www.ats.net Austria Technologie & Systemtechnik Aktiengesellschaft Fabriksgasse13 A-8700 Leoben Tel +43 (0) 3842
More informationAgenda. Michele Taliercio, Il circuito Integrato, Novembre 2001
Agenda Introduzione Il mercato Dal circuito integrato al System on a Chip (SoC) La progettazione di un SoC La tecnologia Una fabbrica di circuiti integrati 28 How to handle complexity G The engineering
More informationMID, Flexible Circuits or Printed Circuit Boards? Technology Selection Based on Virtual Prototypes. 1 MID Congress 2010
1 MID Congress 2010 Company Overview Company history 07/2003: Foundation by Dr. Thomas Krebs 09/2006: Named FlowCAD as distributor Product NEXTRA Innovative product technology Industries: Transportation,
More informationAutarkic Distributed Microsystems new Dimensions of Miniaturization
Autarkic Distributed Microsystems new Dimensions of Miniaturization Klaus-Dieter Lang, M. Jürgen Wolf, Fraunhofer IZM; TU Berlin () Seite 1 Outline Introduction Requirements to System Integration Technologies
More informationThermal Management for Low Cost Consumer Products
Thermal Management for Low Cost Consumer Products TI Fellow Manager: Advanced Package Modeling and Characterization Texas Instruments rvin@ti.com Outline The challenges Stacked die, Package-on-Package,
More informationChip-on-board Technology
Hybrid Technology The trend in electronics is to continue to integrate more and more functions and numbers of components into a single, smaller assembly. Hybrid circuit technology is a key method of increasing
More informationDry Film Photoresist & Material Solutions for 3D/TSV
Dry Film Photoresist & Material Solutions for 3D/TSV Agenda Digital Consumer Market Trends Components and Devices 3D Integration Approaches Examples of TSV Applications Image Sensor and Memory Via Last
More informationInnovative Wafer and Interconnect Technologies - Enabling High Volume Low Cost RFID Solutions
Innovative Wafer and Interconnect Technologies - Enabling High Volume Low Cost RFID Solutions Innovative Wafer & Interconnect Technologies Outline Low cost RFID Tags & Labels Standard applications and
More informationApplication Note: PCB Design By: Wei-Lung Ho
Application Note: PCB Design By: Wei-Lung Ho Introduction: A printed circuit board (PCB) electrically connects circuit components by routing conductive traces to conductive pads designed for specific components
More informationFlex Circuits for the ATLAS Pixel Detector
Flex Circuits for the ATLAS Pixel Detector P. Skubic University of Oklahoma Outline ATLAS pixel detector ATLAS prototype Flex hybrid designs Performance simulations Performance measurements Wire bonding
More information3D innovations: From design to reliable systems
3D innovations: From design to reliable systems Uwe Knöchel, Andy Heinig Fraunhofer IIS, Design Automation Division Zeunerstraße 38, 01069 Dresden uwe.knoechel@eas.iis.fraunhofer.de Phone: +49 351 4640
More informationCadence SiP Design Connectivity-driven implementation and optimization of singleor multi-chip SiPs
Connectivity-driven implementation and optimization of singleor multi-chip SiPs System-in-package (SiP) implementation presents new hurdles for system architects and designers. Conventional EDA solutions
More informationPrinted Circuit Boards
Printed Circuit Boards Luciano Ruggiero lruggiero@deis.unibo.it DEIS Università di Bologna Flusso di progetto di un circuito stampato 1 Specifications Before starting any design, you need to work out the
More informationA Novel Flex Circuit Area-Array Interconnect System for a Catheter-Based Ultrasound Transducer
Presented at IMAPS 2002 Denver, Colorado September 5, 2002 (Best of Session Award) A Novel Flex Circuit Area-Array Interconnect System for a Catheter-Based Ultrasound Transducer Jeff Strole*, Scott Corbett*,
More informationWhat is surface mount?
A way of attaching electronic components to a printed circuit board The solder joint forms the mechanical and electrical connection What is surface mount? Bonding of the solder joint is to the surface
More informationSpecializing in Open Cavity Packages & Complete IC Assembly Services ISO 9001:2008 Certified and ITAR Registered
TowerJazz Global Symposium Specializing in Open Cavity Packages & Complete IC Assembly Services and TowerJazz Global Symposium Quik-Pak a division of Delphon Industries 2011 Gold Sponsor and TowerJazz
More informationK&S Interconnect Technology Symposium
Advanced Packaging Interconnect Trends and Technology Developments E. Jan Vardaman, President, Advanced Packaging Market Share 28 billion WB 13.8 billion FC & WLP 41 billion WB 28.5 billion FC & WLP Source:
More informationWebinar HDI Microvia Technology Cost Aspects
Webinar HDI Microvia Technology Cost Aspects www.we-online.com HDI - Cost Aspects Seite 1 1 July, 2014 Agenda - Webinar HDI Microvia Technology Cost Aspects Reasons for the use of HDI technology Printed
More informationAcoustic/Electronic stack design, interconnect, and assembly Techniques available and under development
Acoustic/Electronic stack design, interconnect, and assembly Techniques available and under development - supported by the European Commission under support-no. IST-026461 e-cubes Maaike M. V. Taklo :
More informationFaszination Licht. Entwicklungstrends im LED Packaging. Dr. Rafael Jordan Business Development Team. Dr. Rafael Jordan, Business Development Team
Faszination Licht Entwicklungstrends im LED Packaging Dr. Rafael Jordan Business Development Team Agenda Introduction Hermetic Packaging Large Panel Packaging Failure Analysis Agenda Introduction Hermetic
More informationHow to avoid Layout and Assembly got chas with advanced packages
How to avoid Layout and Assembly got chas with advanced packages Parts and pitch get smaller. Pin counts get larger. Design cycles get shorter. BGA, MicroBGA, QFN, DQFN, CSP packages are taking the design
More informationPCB Board Design. PCB boards. What is a PCB board
PCB Board Design Babak Kia Adjunct Professor Boston University College of Engineering Email: bkia -at- bu.edu ENG SC757 - Advanced Microprocessor Design PCB boards What is a PCB board Printed Circuit Boards
More informationOPTOELECTRONICS PACKAGING FOR EFFICIENT CHIP-TO-WAVEGUIDE COUPLING
OPTOELECTRONICS PACKAGING FOR EFFICIENT CHIP-TO-WAVEGUIDE COUPLING G. VAN STEENBERGE, E. BOSMAN, J. MISSINNE, B. VAN HOE, K.S. KAUR, S. KALATHIMEKKAD, N. TEIGELL BENEITEZ, A. ELMOGI CONTACT GEERT.VANSTEENBERGE@ELIS.UGENT.BE
More information0.08 to 0.31 mils. IC Metal Interconnect. 6 mils. Bond Wire. Metal Package Lead Frame. 40 mils. PC Board. Metal Trace on PC Board 18507
3 PACKAGING Packaging the IC chip is a necessary step in the manufacturing process because the IC chips are small, fragile, susceptible to environmental damage, and too difficult to handle by the IC users.
More informationWhite Paper: Pervasive Power: Integrated Energy Storage for POL Delivery
Pervasive Power: Integrated Energy Storage for POL Delivery Pervasive Power Overview This paper introduces several new concepts for micro-power electronic system design. These concepts are based on the
More informationRogers 3003, 3006, 3010, 3035, 3203, 3206, 3210
Stocked Materials: RIGID STANDARD FR4 High Tg 170c Black FR4 Polyclad 370HR (Lead Free) HIGH RELIABILITY Polyimide (Arlon 85N, Isola P96) BT (G200) HIGH FREQUENCY: Park Nelco 4000-13, 4000-13si Getek Gore
More informationSimulation and Design Route Development for ADEPT-SiP
Simulation and Design Route Development for ADEPT-SiP Alaa Abunjaileh, Peng Wong and Ian Hunter The Institute of Microwaves and Photonics School of Electronic and Electrical Engineering The University
More informationDirectFET TM - A Proprietary New Source Mounted Power Package for Board Mounted Power
TM - A Proprietary New Source Mounted Power Package for Board Mounted Power by Andrew Sawle, Martin Standing, Tim Sammon & Arthur Woodworth nternational Rectifier, Oxted, Surrey. England Abstract This
More informationMicrosystem technology and printed circuit board technology. competition and chance for Europe
Microsystem technology and printed circuit board technology competition and chance for Europe Prof. Udo Bechtloff, KSG Leiterplatten GmbH 1 Content KSG a continuously growing company PCB based Microsystems
More information3D System-in-Package : Technology Improvements for Volume Manufacturing
3D System-in-Package : Technology Improvements for Volume Manufacturing C. Faure 1, A. Val 1, P. Couderc 2, N. Chandler 3, E. Preziosi 4, Y. Ousten 5, B. Levrier 5 1 SOLECTRON France, 2 3D Plus, 3 BAE
More informationAdvanced Technologies for System Integration Leveraging the European Ecosystem
Advanced Technologies for System Integration Leveraging the European Ecosystem Presented by Jean-Marc Yannou ASE Europe June 27, 2013 Packaging - Key for System Integration Semi networking day, Porto 1
More informationInvestigation of Components Attachment onto Low Temperature Flex Circuit
Investigation of Components Attachment onto Low Temperature Flex Circuit July 2013 Q. Chu, N. Ghalib, H. Ly Agenda Introduction to MIRA Initiative MIRA Manufacturing Platforms Areas of Development Multiphase
More informationM. Jämsä 6.4.2011 PCB COST REDUCTIONS
M. Jämsä 6.4.2011 PCB COST REDUCTIONS There is an old joke about Commodity Manager of PCB (Printed Circuit Board) having one brain cell only, either occupied by the idea of price reduction or by the idea
More informationSiP Solutions for IoT / Wearables. Pin-Chiang Chang, Deputy Manager, SPIL
SiP Solutions for IoT / Wearables Pin-Chiang Chang, Deputy Manager, SPIL Electronic Products Integration Trend Year ~2000 2010 2015 Main Stream Products PC / Notebook Mobile Phone / Tablet IoT / Wearables
More informationInnovative Technologies for Transmission Control Units
Innovative Technologies for Transmission Control Units Key to Product success Rudolf Stark Bernhard Schuch Continental AG 190 Schaeffler SYMPOSIUM 2010 SchaefflerSYMPOSIUM SYMPOSIUM 2010 191 Introduction
More informationFlex-Rigid Design Guide Part 1
Flex-Rigid Design Guide Part 1 The trend to miniaturization in electronics continues. Integrated circuit board solutions are becoming more and more popular as a means of efficiently utilizing the even
More informationChapter 14. Printed Circuit Board
Chapter 14 Printed Circuit Board A printed circuit board, or PCB, is used to mechanically support and electrically connect electronic components using conductive pathways, or traces, etched from copper
More informationSamsung emcp. WLI DDP Package. Samsung Multi-Chip Packages can help reduce the time to market for handheld devices BROCHURE
Samsung emcp Samsung Multi-Chip Packages can help reduce the time to market for handheld devices WLI DDP Package Deliver innovative portable devices more quickly. Offer higher performance for a rapidly
More informationWafer Level Testing Challenges for Flip Chip and Wafer Level Packages
Wafer Level Testing Challenges for Flip Chip and Wafer Level Packages by Lim Kok Hwa and Andy Chee STATS ChipPAC Ltd. 5 Yishun Street 23, Singapore 768442 kokhwa.lim@statschippac.com; kenghwee.chee@statschippac.com
More informationElectromagnetic and Circuit Co-Simulation and the Future of IC and Package Design. Zoltan Cendes
Electromagnetic and Circuit Co-Simulation and the Future of IC and Package Design Zoltan Cendes Wireless Consumer Devices PCB noise System SI Predicts Receiver Desensitization System EMI Predicts Display
More informationAnti-Counterfeit, Miniaturized, and Advanced Electronic Substrates for Medical Device Applications
Anti-Counterfeit, Miniaturized, and Advanced Electronic Substrates for Medical Device Applications Rabindra N. Das, Frank D. Egitto, and How Lin Endicott Interconnect Technologies, Inc., 1093 Clark Street,
More informationWinbond W2E512/W27E257 EEPROM
Construction Analysis Winbond W2E512/W27E257 EEPROM Report Number: SCA 9703-533 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax:
More informationMolded. By July. A chip scale. and Omega. Guidelines. layer on the silicon chip. of mold. aluminum or. Bottom view. Rev. 1.
Application Note PAC-006 By J. Lu, Y. Ding, S. Liu, J. Gong, C. Yue July 2012 Molded Chip Scale Package Assembly Guidelines Introduction to Molded Chip Scale Package A chip scale package (CSP) has direct
More informationThermal Management Solutions for Printed Circuit Boards used in Digital and RF Power Electronics and LED assemblies
Thermal Management Solutions for Printed Circuit Boards used in Digital and RF Power Electronics and LED assemblies Sandy Kumar, Ph.D. Director of Technology American Standard Circuits, Inc 3615 Wolf Road
More informationANSYS for Tablet Computer Design
ANSYS for Tablet Computer Design Steven G. Pytel, PhD. Signal Integrity Product Manager 1 Confidence by Design Chicago, IL June 14, 2012 Tablets in our daily lives Tablets are very entertaining, stylish
More informationAdapters - Overview. Quick-Turn Solutions for IC Supply Issues
Adapters - Overview BGA to BGA Adapter BGA to PGA BGA to QFP BGA to BGA QFP to BGA SMT to DIP SMT to SMT PGA to PGA BGA to QFP Adapter with VR using FlexFrame Interconnect TSOP Adapter Packaged Die to
More informationSiP Technology and Testing. Name: Philippe Cauvet Date: 2007, March 28
SiP Technology and Testing Name: Philippe Cauvet Date: 2007, March 28 Outline Definition Market / Applications Design and technology Packaging Technologies Test Challenges Conclusion Journée EEA Montpellier
More informationDie Carrier Temporary Reusable Packages. Setting the Standards for Tomorrow
Die Carrier Temporary Reusable Packages Setting the Standards for Tomorrow Die Level Burn-in and Test The Need for KGD Historically, semiconductor manufacturers and endusers performed numerous tests on
More informationUltra Reliable Embedded Computing
A VersaLogic Focus on Reliability White Paper Ultra Reliable Embedded Computing The Clash between IPC Class 3 Requirements and Shrinking Geometries Contents Introduction...1 Case in Point: IPC Class 3
More informationMEMS & SENSORS PACKAGING EVOLUTION
MEMS & SENSORS PACKAGING EVOLUTION Presented by Christophe Zinck ASE Group September 26th, 2013 Outline 1. Brief presentation of ASE Group 2. Overview of MEMS packaging 3. ASE MEMS packaging background
More informationPCB Fabrication Enabling Solutions
PCB Fabrication Enabling Solutions June 3, 2015 Notice Notification of Proprietary Information: This document contains proprietary information of TTM and its receipt or possession does not convey any rights
More informationGlobal Semiconductor Packaging Materials Outlook
NOVEMBER 2009 Global Semiconductor Packaging Materials Outlook Produced by Semiconductor Equipment and Materials International and TechSearch International, Inc. EXECUTIVE SUMMARY 1 1 INTRODUCTION 5 1.1
More informationPOWER FORUM, BOLOGNA 20-09-2012
POWER FORUM, BOLOGNA 20-09-2012 Convertitori DC/DC ad alta densità di potenza e bassa impedenza termica. Massimo GAVIOLI. Senior Field Application Engineer. Intersil SIMPLY SMARTER Challenges when Designing
More informationPower Dissipation Considerations in High Precision Vishay Sfernice Thin Film Chips Resistors and Arrays (P, PRA etc.) (High Temperature Applications)
VISHAY SFERNICE Resistive Products Application Note ABSTRACT On our thin film chips resistors and arrays the main path for the heat, more than 90 %, is conduction through the body of the component, the
More informationPCTF Approach Saves MW/RF Component/Module Costs
March 2007 Issue: Design Features PCTF Approach Saves MW/RF Component/Module Costs by: Nahum Rapoport, President, Remtec, Inc. 100 Morse Street, Norwood MA USA 02062 781-762-9191 sales@remtec.com This
More informationAdvanced Technologies and Equipment for 3D-Packaging
Advanced Technologies and Equipment for 3D-Packaging Thomas Oppert Semicon Russia 15 th May 2014 Outline Short Company Introduction Electroless Plating on Wafer Level Ultra-SB 2 - Wafer Level Solder Balling
More informationFlex Circuit Design and Manufacture.
Flex Circuit Design and Manufacture. Hawarden Industrial Park, Manor Lane, Deeside, Flintshire, CH5 3QZ Tel 01244 520510 Fax 01244 520721 Sales@merlincircuit.co.uk www.merlincircuit.co.uk Flex Circuit
More informationFlip Chip Package Qualification of RF-IC Packages
Flip Chip Package Qualification of RF-IC Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 mbora@psemi.com Abstract Quad Flat Pack No Leads (QFNs) are thermally enhanced plastic packages
More information8-bit Atmel Microcontrollers. Application Note. Atmel AVR211: Wafer Level Chip Scale Packages
Atmel AVR211: Wafer Level Chip Scale Packages Features Allows integration using the smallest possible form factor Packaged devices are practically the same size as the die Small footprint and package height
More informationAeroflex Solutions for Stacked Memory Packaging Increasing Density while Decreasing Area
Aeroflex Solutions for Stacked Memory Packaging Increasing Density while Decreasing Area Authors: Ronald Lake Tim Meade, Sean Thorne, Clark Kenyon, Richard Jadomski www.aeroflex.com/memories Military and
More informationChapter 1 Introduction to The Semiconductor Industry 2005 VLSI TECH. 1
Chapter 1 Introduction to The Semiconductor Industry 1 The Semiconductor Industry INFRASTRUCTURE Industry Standards (SIA, SEMI, NIST, etc.) Production Tools Utilities Materials & Chemicals Metrology Tools
More informationFRAUNHOFER IZM RESEARCH FOR TOMORROW S PRODUCTS
FRAUNHOFER IZM RESEARCH FOR TOMORROW S PRODUCTS Name Klaus-Dieter Lang Abteilung Institutsleiter Overview Fraunhofer Gesellschaft 66 institutes 22,000 employees app. 1.9 billion turnover app. 70% contract
More informationFive Year Projections of the Global Flexible Circuit Market
Five Year Projections of the Global Flexible Circuit Market Robert Turunen and Dominique Numakura, DKN Research And James J. Hickman, PhD, Hickman Associates Inc Summary A new market research process has
More informationHigh End PCBs Empowering your products with new integration concepts and novel applications
High End PCBs Empowering your products with new integration concepts and novel applications Markus Leitgeb Programme Manager, R&D www.ats.net Austria Technologie & Systemtechnik Aktiengesellschaft Fabriksgasse13
More information8611 Balboa Ave., San Diego, CA 92123 http://americas.kyocera.com/kai/semiparts (800) 468-2957 e-mail: kaicorp@kyocera.com
Courtesy of of EADS Astrium 8611 Balboa Ave., San Diego, CA 92123 http://americas.kyocera.com/kai/semiparts (800) 468-2957 e-mail: kaicorp@kyocera.com Semiconductor Packaging and Assembly Services (KAI)
More informationTrace Layer Import for Printed Circuit Boards Under Icepak
Tutorial 13. Trace Layer Import for Printed Circuit Boards Under Icepak Introduction: A printed circuit board (PCB) is generally a multi-layered board made of dielectric material and several layers of
More informationEM Noise Mitigation in Circuit Boards and Cavities
EM Noise Mitigation in Circuit Boards and Cavities Faculty (UMD): Omar M. Ramahi, Neil Goldsman and John Rodgers Visiting Professors (Finland): Fad Seydou Graduate Students (UMD): Xin Wu, Lin Li, Baharak
More information2009 April 22, Cambridge UK
13.05.2009 1 Astride the Packaging Roadmap Access to Packaging Case Study 2009 April 22, Cambridge UK certified by RoodMicrotec. eltek MilleniumMicrotec Zwolle (NL) Dresden (D) Noerdlingen (D) Stuttgart
More informationInternet of Things (IoT) and its impact on Semiconductor Packaging
Internet of Things (IoT) and its impact on Semiconductor Packaging Dr. Nathapong Suthiwongsunthorn 21 November 2014 What is the IoT? From Wikipedia: The Internet of Things (IoT) is the interconnection
More informationSimulation of Embedded Components in PCB Environment and Verification of Board Reliability
Simulation of Embedded Components in PCB Environment and Verification of Board Reliability J. Stahr, M. Morianz AT&S Leoben, Austria M. Brizoux, A. Grivon, W. Maia Thales Global Services Meudon-la-Forêt,
More informationThermal Load Boards Improve Product Development Process
Thermal Load Boards Improve Product Development Process Bernie Siegal Thermal Engineering Associates, Inc. 2915 Copper Road Santa Clara, CA 95051 USA P: 650-961-5900 F: 650-227-3814 E: bsiegal@thermengr.com
More informationSemi Networking Day Packaging Key for System Integration
Semi Networking Day Packaging Key for System Integration Le Quartz, 75 Cours Emile Zola 69100 Villeurbanne, France Tel : +33 472 83 01 80 - Fax : +33 472 83 01 83 Web: http://www.yole.fr Semi Networking
More informationFABRICATION 2011 SERVICES TECHNOLOGIES CAPABILITIES INDUSTRY
FABRICATION 2011 SERVICES 24HRS - 5 DAYS ON QUICK TURN PROTOTYPE Dear Customer, We would like to take this opportunity to welcome you and thank you for looking to ASA PCB as your Printed Circuit Manufacturing
More informationSimulation Techniques for Tablet and Mobile Phone Design Bill McGinn; Ansys Senior Application Engineer
Simulation Techniques for Tablet and Mobile Phone Design Bill McGinn; Ansys Senior Application Engineer 1 Tablets in our daily lives Tablets are very entertaining, stylish and powerful Shopping, reading,
More informationAntenna Part Number: FR05-S1-R-0-105
Fractus EZConnect Zigbee, RFID, ISM868/9 Chip Antenna Antenna Part Number: FR5-S1-R--15 This product is protected by at least the following patents PAT. US 7,148,85, US 7,22,822 and other domestic and
More informationMicrostockage d énergie Les dernières avancées. S. Martin (CEA-LITEN / LCMS Grenoble)
Microstockage d énergie Les dernières avancées S. Martin (CEA-LITEN / LCMS Grenoble) 1 Outline What is a microbattery? Microbatteries developped at CEA Description Performances Integration and Demonstrations
More information