Global Semiconductor Packaging Materials Outlook
|
|
|
- Kimberly Hopkins
- 9 years ago
- Views:
Transcription
1 NOVEMBER 2009 Global Semiconductor Packaging Materials Outlook Produced by Semiconductor Equipment and Materials International and TechSearch International, Inc. EXECUTIVE SUMMARY 1 1 INTRODUCTION Methodology Assumptions Report Organization 7 2 SEMICONDUCTOR PACKAGING 8 AND INDUSTRY TRENDS 2.1 Semiconductor Industry Trends Regional Trends The China Market Packages and Electronic End-Market 19 Applications 3 SUBSTRATES Laminate Substrates Build-up Substrates Organic Substrate Technology Trends Organic Substrate Material 24 Markets and Forecasts 3.5 Organic Substrate Pricing Organic Substrate Supply Flex Circuit/Tape Substrates 27 4 LEADFRAMES Leadframe Market and 29 Technology Trends 4.2 Leadframe Markets Leadframe Pricing Leadframe Market Forecasts Leadframe Supply 37 5 BONDING WIRE Bonding Wire Market and 44 Technology Trends 5.2 Bonding Wire Markets Bonding Wire Pricing Bonding Wire Market Forecasts Bonding Wire Supply 50 6 MOLD COMPOUNDS Mold Compound Technology Trends Mold Compound Markets Mold Compound Pricing Mold Compound Market Forecasts Mold Compound Supply 57 continued Copyright 2009 SEMI Please RESPECT COPYRIGHT LAWS and do not distribute this document unless a company-wide site license has been purchased. EXECUTIVE SUMMARY Semiconductor Equipment and Materials International (SEMI ) and TechSearch International, Inc. have cooperated in the development of Global Semiconductor Packaging Materials Outlook, a comprehensive market research report on the global semiconductor packaging materials markets. Interviews were conducted with more than 140 semiconductor manufacturers, packaging subcontractors and packaging materials suppliers to gather information for the report. The semiconductor industry continues to recover from the economic downturn that hit the entire industry beginning in late Revenues, unit shipments, and capital spending across the supply chain plunged as a result of the global economic crisis, and companies reacted by implementing steep cost reduction measures. By early 2009, semiconductor sales had fallen to the low levels last reported during the 2001/2002 downturn. From that bottom of the downturn in early 2009, many segments of the industry experienced a sharp recovery with some indicators and data sets indicating that third quarter 2009 activity is on par with 2008 prior to the collapse. While economic challenges and uncertainty have not completely vanished, the general outlook is for this growth to continue into 2010 and beyond. Key semiconductor packaging growth areas include flip chip, wafer-level packaging (WLP), ball grid array (BGA), leadframe-based chipscale packaging (CSP), stacked die packages, and system-in-package (SiP)/multichip packages. For the latter, package-on-package (PoP) designs are growing in application. Many companies are also looking at through-silicon via (TSV) technology to further address requirements for increased performance and smaller form factor. Miniaturization of products, such as mobile phones, is a major driver in component packaging developments. Increased functionality in a smaller and smaller space has driven the development of CSPs, including stacked die packages and wafer level packages. An increasing number of devices are shipping in WLP. The outlook for advanced packaging remains strong, and this includes BGA, CSP (including leadframe-based), flip chip, and WLP packages. These package types have the strongest unit growth trends over the next four years. More traditional packaging technologies will see demand stagnant and, for some basic form factors, to continue to decline. Materials are key in further improving and developing new packaging technologies. As discussed in the 2008 update to the International Technology Roadmap for Semiconductors (ITRS), advancements in device technologies have accelerated the pace of change in the Roadmap for Assembly and Packaging. Material solutions and integration of processes are needed to overcome the challenges. As the industry moves from 45 nm to 32 nm and below technology generations, however, there will be new material needs that are difficult to define today. Some highlights identified by the ITRS for process technologies down to 22 nm include: Impact of Backend of Line (BEOL), including copper/low-k interconnects High current density packaging and issues with electromigration and thermal dissipation
2 7 UNDERFILL MATERIALS Underfill Technology Trends Underfill Material Market 60 and Forecast 7.3 Underfill Supply 61 8 LIQUID ENCAPSULANTS Liquid Encapsulant Technology Trends Liquid Encapsulant Markets Liquid Encapsulant Pricing Liquid Encapsulant Market Forecasts Liquid Encapsulant Supply 63 9 DIE ATTACH MATERIALS Die Attach Technology Trends Die Attach Markets Die Attach Market Forecasts Die Attach Supply SOLDER BALLS Solder Ball Material Technology Trends Solder Ball Market and Forecast Solder Ball Supply WAFER LEVEL PACKAGE 72 DIELECTRICS 11.1 Wafer Level Package Dielectrics 72 Technology Trends 11.2 Wafer Level Package Dielectrics 72 Market and Forecast 11.3 Wafer Level Package Dielectrics Supply THERMAL INTERFACE MATERIALS Thermal Interface Material Trends Thermal Interface Material Types Thermal Interface Material Market 77 and Forecast 12.4 Thermal Interface Material Supply SUMMARY AND CONCLUSIONS APPENDICES 81 List of Acronyms and Abbreviations 81 Packaging Materials Supplier Web Site 82 List of Figures and Tables 82 About the Authors 85 Solutions for interconnect density scaled to silicon Improved reliability Thermal management With the slower demand and increased competition among suppliers, many segments of the materials industry have experienced strong price pressure that has dampened revenue growth. Price pressures are expected to continue. Also, investments by materials suppliers will continue to take place in China to be aligned with the growing packaging assembly based there. Some China-headquartered suppliers will emerge in the market place. Suppliers headquartered in Korea continue to seek a larger presence in the packaging materials market. As technology is evolving, the semiconductor packaging materials market is in the midst of significant changes and over the next several years some opportunity areas include: Fine pitch substrates for 150 µm solder bump and 130 µm copper pillar flip chip New laminate dielectric materials for 32 nm and 22 nm silicon technology Thin core materials with rigidity for processing Leadframe surface treatments and plating process technologies (including pre-plated) to enhance packaging reliability Cost effective alternatives for gold wire (Au price) Alloy and metallurgical development to support on-going migration to smaller diameter gold bonding wire, more complex wiring schemes, and smaller pad size (<45 µm) Low cost mold compound for low-k interconnect Mold compound or encapsulant materials for high wire density (40 µm pitch) Mold compounds for thin gap filling for conventional transfer mold technology and materials for compression molding Cost effective die attach film (DAF) solution and/or high conductive epoxy for wafer screen print Good thermal exposure for DAF technology for multichip application (high thermal DAF solution not readily available) Green die attach, liquid encapsulants, substrates, underfills, and mold compounds that do not degrade moisture sensitivity levels, have a low coefficient of thermal expansion (CTE), and are compatible with low- and ultra low-k dielectrics and lead-free (Pb-free) processing at a competitive price Underfill materials with CTE of 20 ppm Over-molded underfill (OMUF) Development of standardized solder ball composition and reflow profiles Integrating WLP dielectrics into larger die size applications and dielectric materials that have low dielectric constants, low cure temperatures, and better photoresolution High-end gel, compound, and phase-change material (PCM) alternatives for TIM1 needed for microprocessors TIM materials compatible with low pressure processing during assembly 2
3 In total, the semiconductor packaging materials covered in this investigation are forecasted to grow from $15.4 billion in 2009 on a global basis to $19.6 billion in 2013, excluding thermal interface materials. This represents a compound annual growth rate of 6.2%. Thermal interface materials will add $338.1 million and $525.7 million in 2009 and 2013, respectively, to the packaging materials market. The global market for laminate substrates for IC packages is forecasted to experience a compound annual growth rate (CAGR) of 7.9% from 2009 through 2013 on the basis of square meters of material processed. The growth rate for flip chip laminates will be stronger, 16.4% CAGR, while wire bond PBGA substrates will decline over the forecast period. The decline in wire bond PBGA substrates is mainly driven by Intel s shift of the Southbridge chipset from wire bond to flip chip. Another factor in the decline of the wire bond substrate area is the desire to reduce the individual substrate size. Both in units and total revenues, the leadframe market remains a sizeable portion of the total packaging materials market. This market, however, was one of low revenue growth prior to the 2008 downturn, and one that will experience a sharp decline in both revenues and units for The market is estimated to reach $2.9 billion in Gold metal pricing is a major concern in an industry compelled to reduce costs, with pricing reaching more than $1,000/trz this fall. As a result, the transition to copper wire is strong and increasingly centered on higher pin count, finer diameter applications. Also, the copper wire market in China is active and is mainly driven by local IC design houses for low-end power devices. Total wire shipments were 15.4 billion meters in 2009 and are forecasted to increase by 11.6% CAGR through Green requirements are a key driver in mold compound material development, with several semiconductor companies reporting nearly 100% conversion to halogen-free materials. Total revenues will be an estimated $1.0 billion in 2009 and are forecasted to increase to over $1.2 billion by The main application for underfill today is flip chip. Selection of the correct flip chip underfill is critical for reliability especially as future devices will be fabricated with ultra low-k materials and continue to use Pb-free bumps. While companies have made progress in eliminating the need for underfill in BGA and CSP packages, Japanese handset and some smart phone makers use underfill. The total underfill market will be an estimated $150.0 million in 2009 and will grow at a CAGR of about 11.6% through Liquid encapsulant revenues will be $117.3 million in 2009 and will increase to $151.0 million by The die attach film (DAF) market is experiencing strong growth for stacked die and ultrathin wafer applications. Alternatives to DAF, e.g. self-filleting die attach and Wafer Backside Coating (WBC), are also being developed to address tight bondline control and to potentially lower material costs. The die attach materials market will decline to $582.5 million in 2009 but is estimated to grow to $747.7 million by Solder ball revenues will be $157.7 million in 2009 and will increase to $254.9 million by A majority of sales are for CSP applications. The industry continues to face challenges in standardizing material as a variety of material compositions are available. The WLP dielectrics market is forecasted to grow from $21.7 million in 2009 to $39.6 million in DRAM memory adoption of WLP today and future production with TSV technology is included in this outlook. Thermal interface material (TIM) is needed to manage thermal performance as power density requirements increase in many device applications. The TIM market will be $338.1 million in 2009 and is forecasted to grow to $525.3 million by Estimated 2009 global market size and key trends in each semiconductor packaging materials segment are summarized in the following Table, on page 4. 3
4 Semiconductor Packaging Materials Segment Estimated 2009 Global Market Size $M Comments Laminate Substrates $6,834 Substrates are the single largest cost component in laminate packages. Growing use of flip chip CSP in wireless applications. Increase in panel production efficiency. Coreless structures still in development. Flex Circuit/Tape Substrates $132 Declining market due to transition to thin rigid laminate. Leadframes $2,586 Continued strong growth in LFCSP. Investments and new manufacturing capacity in China. Some evaluation of China-based alloy suppliers to lower material costs. Bonding Wire $3,838 High gold metal pricing. Migration to smaller diameter gold wire continues. Copper wire represents 5.8% of wire shipped. Mold Compounds $1,016 Green compounds are key market driver. Low/minimal shrinkage following cure and mechanical properties compatible with low-k interconnects. Average selling prices continue to decline. Underfill Materials $150 Main application is flip chip. Interest in no-flow materials for flip chip. Underfill for FBGA with body size larger than 3 mm x 3 mm at some companies. Liquid Encapsulants $117 Improved reliability formulations for high wire density applications. Die Attach Materials $583 DAF larger than paste in terms of revenues. Large number of suppliers competing in DAF. WBC interest strong because of DAF costs and increasingly demanding bondline thickness control. Solder Balls $158 Lead-free balls a majority shipments. Material development on-going to improve mechanical performance. New suppliers in China. Wafer Level $21.7 Many WLP use RDL. Consolidation in dielectric supply base. Package Dielectrics Thermal Interface Materials $338.1 Increasing power densities and development of new TIM. Price volatility with indium. Commoditization of TIM2. On-going evaluations of alternative materials. Source: SEMI Industry Research and Statistics and TechSearch International, November
5 List of Figures and Tables List of Figures Figure 2.1 Global Semiconductor Sales and Unit Shipments by Quarter 9 Figure 2.2 Global Sales for Assembly and Packaging Equipment 9 Figure 2.3 Quarterly Revenues of Five Packaging and Test 11 Subcontractors Package and Subcontrator Revenues Figure 2.4 Silicon Shipment Area Index Worldwide Wafer Area Index 11 (Three-Month Average) Figure 2.5 Monthly IC Leadframe Shipments for Japan and 12 Rest of World Markets Figure 2.6 Monthly Discrete Leadframe Shipments for Japan and 12 Rest of World Markets Figure 2.7 Global Fab Capacity by Product Type 13 Figure 2.8 Total Semiconductor Capacity Outlook by Technology Generation (Quarterly Outlook through End of 2010) 13 Figure 2.9 Raw Material and IC Pricing Trends 15 Figure 2.10 Precious Metal Pricing 15 Figure 2.11 Copper Metal Pricing Average Monthly LME Price 16 for Copper Figure 2.12 Key Assembly and Test Plant Locations in China 17 Figure 2.13 Packaging Material Suppliers in China 20 Figure 4.1 Leadframe Market Revenue Share by 32 Company Headquarter Region Figure 5.1 Monthly Average Gold Pricing Trends 43 Figure 5.2 Diameter Trends for Gold Bonding Wire 44 List of Tables Table 1.1 Companies Interviewed 5 Table 1.2 Currency Exchange Rates per $1 U.S. Dollar 6 Table 1.3 Assumed Unit Growth Rates for Relevant 6 Electronic End Equipment Markets Table 1.3 Assumed Unit Growth Rates for Relevant 6 Electronic End Equipment Markets Table 1.5 Assumed Unit Growth Rates for Relevant Package Types 7 Table 2.1 Companies Spending a Billion Dollars or More 10 Total CAPEX from 2007 to 2010 Table 2.2 General Development Activities/Needs for 14 Each Packaging Material Segment Table 2.3 Near-Term Pitch Requirements Identified by the ITRS 14 Table 2.4 Key Chinese Government Funding Programs 16 Table 2.5 Location and Product/Package Type of 18 Leading Companies in China Table 2.6 Major Bumping/WLCSP Lines in China 19 Table 2.7 Combined Total Sales and Percentage Export for 20 Seven Korean Packaging Material Suppliers Table 2.8 Package Type Relation to End-Market Application 21 Table 3.1 Flip Chip Organic Build-up Substrate Features 23 Table 3.2 Global Organic Substrate Volume Market 24 Demand Forecast Table 3.3 Global Laminate Substrate Revenue Market 24 Demand Forecast Table 3.4 Average Wire Bond Substrate Price Ranges 25 Table 3.5 Average Build-Up Substrate Price Ranges 25 Table 3.6 Laminate Substrate Suppliers and Plant Locations 26 Table 3.7 Worldwide Substrate Market Share Estimates 27 Table 3.8 Global Flex Circuit/Tape Substrate Market and 27 Forecast for TBGAs Table 3.9 Global Flex Circuit/Tape Market and Forecast for Flex CSPs 27 Table 3.10 Total IC Package Flex Circuit/Tape Substrate Forecast 28 Table 3.11 Selected Flex Circuit/Tape Substrate Suppliers and 28 Table 4.1 Worldwide Leadframe Sales 29 Table 4.2 IC and CSP Leadframe Unit Shipments 30 Table 4.3 China-based Leadframe Alloy Suppliers 31 Table 4.4 Global Leadframe Market 32 Table 4.5 Nickel Palladium Leadframe Market 33 Table 4.6 Global Leadframe Units by Type 33 Table 4.7 Regional Leadframe Markets 34 Table 4.8 Average Stamped Silver Plated Leadframe Price Ranges 35 Table 4.9 Average Etched Silver Plated Leadframe Price Ranges 35 Table 4.10 Global Leadframe Forecast 36 Table 4.11 Global Leadframe Forecast by Type 37 Table 4.12 Sampling of Reported Leadframe Capacity Utilization 38 Table 4.13 Leadframe Suppliers with Existing Manufacturing Capacity 38 in Selected Asian Countries Table 4.14 Leadframe Manufacturing Facilities in China 39 Table 4.15 Domestic Leadframe Manufacturing Facilities in China 40 Table Worldwide Leadframe Market Share 41 Table 4.17 Aggregate Share (% Revenue) of Top Leadframe Suppliers 41 Table 4.18 Estimate Top Ten Worldwide Leadframe Supplier 41 Rankings for 2009 Table 4.19 Estimated Worldwide Stamped IC Leadframe 42 Supplier Rankings Table 4.20 Estimated Worldwide Etched IC Leadframe 42 Supplier Rankings Table 4.21 Estimated 2008 Regional Leadframe Supplier 42 Rankings By Revenue Table 5.1 Relative Percent Cost Savings (at $900 per trz) 45 Table 5.2 Sample Count of Copper Wire Production Sites 45 Table 5.3 Ultra Fine Pitch Bonding Wire Roadmap 46 Table 5.4 Global Bonding Wire Markets 47 Table 5.5 Global Gold Bonding Wire Markets 48 Table 5.6 Global Copper Bonding Wire Markets 48 Table 5.7 Global Aluminum Bonding Wire Markets 48 Table 5.8 Regional Bonding Wire Markets 49 Table 5.9 Aggregate Bonding Wire Price Ranges 49 Table 5.10 Global Bonding Wire Forecast 50 Table 5.11 Aggregated Capacity and Average Capacity Utilization 50 of Seven Wire Suppliers Table 5.12 Gold Wire Suppliers and Plant Locations 51 Table 5.13 China Headquartered Wire Suppliers 51 Table 5.14 Estimated Worldwide Gold Bonding Wire 52 Market Shares in Volume Table 6.1 Global Mold Compound Markets 55 Table 6.2 Estimated Global Green Mold Compound 55 Market Revenue Share Table 6.3 Global Mold Compound Unit Volumes by Type of Package 55 Table 6.4 Regional Mold Compound Markets 56 Table 6.5 Average Mold Compound Price Ranges 56 Table 6.6 Global Mold Compound Forecast 56 Table 6.7 Mold Compound Suppliers and Plant Locations 57 Table 6.8 Estimated Worldwide Mold Compound 58 Market Shares in Revenue 5
6 List of Figures and Tables continued List of Tables Table 7.1 Global Flip Chip Underfill Market Forecast 60 Table 7.2 Global BGA/CSP Underfill Material Market Forecast 60 Table 7.3 Underfill Material Suppliers and Plant Locations 61 Table 8.1 Global Liquid Encapsulant Market 62 Table 8.2 Regional Liquid Encapsulant Markets 63 Table 8.3 Global Liquid Encapsulant Forecast 63 Table 8.4 Liquid Encapsulant Suppliers and Plant Locations 64 Table 9.1 Minimum Wafer Thickness for Thinned Wafer Applications 66 Table 9.2 Global Paste Die Attach Market 67 Table 9.3 Global Die Attach Film Market 67 (Includes Lead-on-Chip and Stacked Die Package Applications) Table 9.4 Regional Paste Die Attach Markets 67 Table 9.5 Regional Die Attach Film Markets 68 Table 9.6 Total Regional Die Attach Markets 68 Table 9.7 Global Die Attach Forecast 69 Table 9.8 Die Attach Material Suppliers and Plant Locations 69 Table 10.1 Global Solder Ball Market Forecast 70 Table 10.2 Solder Ball Suppliers and Plant Locations 71 Table 11.1 Wafer Level Package Trends 72 Table 11.2 Global WLP Dielectric Material Market Forecast 73 Table 11.3 Wafer Level Package Dielectric Suppliers and 74 Plant Locations Table 12.1 Global Thermal Interface Material Market Forecast 77 Table 12.2 Thermal Interface Material Suppliers and Plant Locations 78 About the Authors Daniel P. Tracy, Ph.D., senior director Industry Research & Statistics, SEMI Dr. Dan P. Tracy is responsible for developing and executing a global strategy for SEMI industry research and statistics products and services and information products. Tracy is responsible for preparing market reports and presenting on trends impacting the electronic materials and equipment markets globally. In addition, Tracy is also responsible for managing market statistics partnerships globally. Prior to joining SEMI in 2000, Tracy was a research associate with Rose Associates, where he focused on packaging materials market research. Prior to this, Tracy served in the Package Technology Group at National Semiconductor. Tracy has a Ph.D. in Materials Engineering from Rensselaer Polytechnic Institute, a masters of science in Materials Science & Engineering from Rochester Institute of Technology and a bachelors of science in Chemistry from the State University of New York (SUNY) College of Environmental Science and Forestry. Tracy has authored numerous market research studies and articles in industry trade publications. Tracy can be reached at [email protected]. E. Jan Vardaman, president and founder, TechSearch International, Inc. E. Jan Vardaman is the President and Founder of TechSearch International, Inc., which has been providing market research and consulting services in semiconductor packaging for 20 years. Prior to founding TechSearch, Vardaman worked on the corporate staff of Microelectronics and Computer Technology Corporation (MCC), the first pre-competitve electronics industry research consortium in the United States. Vardaman is a columnist with Circuits Assembly Magazine, is co-author of Nikkan Kogyo s How to Make IC Packages (in Japanese), and the author of numerous publications on emerging trends in semiconductor packaging and assembly. Vardaman served on the NSF-sponsored World Technology Evaluation Center (WTEC) study team involved in investigating electronics manufacturing in Asia and on the U.S. mission to study manufacturing in China. Vardaman is a member of IEEE s CPMT society, IMAPS, SMTA, SEMI, and the Fabless Semiconductor Association. Vardaman was elected to serve two terms on the IEEE CPMT Board of Governors. Vardaman received her M.A. in Economics 6
SEMI Equipment and Materials Outlook. Daniel Tracy Senior Director Industry Research & Statistics Group at SEMI in San Jose, California
SEMI Equipment and Materials Outlook Daniel Tracy Senior Director Industry Research & Statistics Group at SEMI in San Jose, California Wednesday March 18, 2015 Outline o Fab Investments and Equipment Spending
K&S Interconnect Technology Symposium
Advanced Packaging Interconnect Trends and Technology Developments E. Jan Vardaman, President, Advanced Packaging Market Share 28 billion WB 13.8 billion FC & WLP 41 billion WB 28.5 billion FC & WLP Source:
Dual Integration - Verschmelzung von Wafer und Panel Level Technologien
ERÖFFNUNG DES INNOVATIONSZENTRUMS ADAPTSYS Dual Integration - Verschmelzung von Wafer und Panel Level Technologien Dr. Michael Töpper BDT Introduction Introduction Why do we need such large machines to
Wafer Level Testing Challenges for Flip Chip and Wafer Level Packages
Wafer Level Testing Challenges for Flip Chip and Wafer Level Packages by Lim Kok Hwa and Andy Chee STATS ChipPAC Ltd. 5 Yishun Street 23, Singapore 768442 [email protected]; [email protected]
Ball Grid Array (BGA) Technology
Chapter E: BGA Ball Grid Array (BGA) Technology The information presented in this chapter has been collected from a number of sources describing BGA activities, both nationally at IVF and reported elsewhere
Flip Chip Package Qualification of RF-IC Packages
Flip Chip Package Qualification of RF-IC Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 [email protected] Abstract Quad Flat Pack No Leads (QFNs) are thermally enhanced plastic packages
SEMI Microelectronic Manufacturing Supply Chain Quarterly Market Data - CYQ1 2016 www.semi.org/marketinfo
SEMI Microelectronic Manufacturing Supply Chain Quarterly Market Data - CYQ1 2016 www.semi.org/marketinfo March 2016 Economic Trends Weakening Currency, especially Yen & Euro, dampened 2015 industry figures
Miniaturizing Flexible Circuits for use in Medical Electronics. Nate Kreutter 3M
Miniaturizing Flexible Circuits for use in Medical Electronics Nate Kreutter 3M Drivers for Medical Miniaturization Market Drivers for Increased use of Medical Electronics Aging Population Early Detection
A Manufacturing Technology Perspective of: Embedded Die in Substrate and Panel Based Fan-Out Packages
A Manufacturing Technology Perspective of: Embedded Die in Substrate and Panel Based Fan-Out Packages Bernd K Appelt Director WW Business Development April 24, 2012 Table of Content Definitions Wafer Level
1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.
.Introduction If the automobile had followed the same development cycle as the computer, a Rolls- Royce would today cost $00, get one million miles to the gallon and explode once a year Most of slides
Internet of Things (IoT) and its impact on Semiconductor Packaging
Internet of Things (IoT) and its impact on Semiconductor Packaging Dr. Nathapong Suthiwongsunthorn 21 November 2014 What is the IoT? From Wikipedia: The Internet of Things (IoT) is the interconnection
HDI. HDI = High Density Interconnect. Kenneth Jonsson Bo Andersson. NCAB Group
HDI HDI = High Density Interconnect Kenneth Jonsson Bo Andersson NCAB Group Definitions / Standards (IPC) Pros & Cons Key equipment Build-ups Choice of material Design rules IPC HDI reliability (µvia stacked
K&S to Acquire Assembléon Transaction Overview
K&S to Acquire Assembléon Transaction Overview Safe Harbor Statement In addition to historical statements, this presentation and oral statements made in connection with it may contain statements relating
Analysis of BGA Solder Joint Reliability for Selected Solder Alloy and Surface Finish Configurations
Analysis of BGA Solder Joint Reliability for Selected Solder Alloy and Surface Finish Configurations Hugh Roberts / Atotech USA Inc Sven Lamprecht and Christian Sebald / Atotech Deutschland GmbH Mark Bachman,
Fraunhofer IZM-ASSID Targets
FRAUNHOFER INSTITUTE FoR Reliability and MiCroinTegration IZM Fraunhofer IZM ASSID All Silicon System Integration Dresden All Silicon System Integration Dresden Fraunhofer IZM-ASSID Fraunhofer IZM The
Copyright 2008 IEEE. Reprinted from ECTC2008 Proceedings.
Copyright 2008 IEEE. Reprinted from ECTC2008 Proceedings. This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Amkor
Semi Networking Day Packaging Key for System Integration
Semi Networking Day Packaging Key for System Integration Le Quartz, 75 Cours Emile Zola 69100 Villeurbanne, France Tel : +33 472 83 01 80 - Fax : +33 472 83 01 83 Web: http://www.yole.fr Semi Networking
CIRCUITS AND SYSTEMS- Assembly and Printed Circuit Board (PCB) Package Mohammad S. Sharawi ASSEMBLY AND PRINTED CIRCUIT BOARD (PCB) PACKAGE
ASSEMBLY AND PRINTED CIRCUIT BOARD (PCB) PACKAGE Mohammad S. Sharawi Electrical Engineering Department, King Fahd University of Petroleum and Minerals Dhahran, 31261 Saudi Arabia Keywords: Printed Circuit
Dry Film Photoresist & Material Solutions for 3D/TSV
Dry Film Photoresist & Material Solutions for 3D/TSV Agenda Digital Consumer Market Trends Components and Devices 3D Integration Approaches Examples of TSV Applications Image Sensor and Memory Via Last
Chip-on-board Technology
Hybrid Technology The trend in electronics is to continue to integrate more and more functions and numbers of components into a single, smaller assembly. Hybrid circuit technology is a key method of increasing
DEVELOPMENTS & TRENDS IN FEOL MATERIALS FOR ADVANCED SEMICONDUCTOR DEVICES Michael Corbett [email protected] Semicon Taiwan2015
DEVELOPMENTS & TRENDS IN FEOL MATERIALS FOR ADVANCED SEMICONDUCTOR DEVICES Michael Corbett [email protected] Semicon Taiwan2015 LINX BACKGROUND Linx Consulting 1. We help our clients to succeed
DRIVING COST OUT OF YOUR DESIGNS THROUGH YOUR PCB FABRICATOR S EYES!
4/3/2013 S THROUGH YOUR PCB FABRICATOR S EYES! Brett McCoy Eagle Electronics Schaumburg IL. New England Design and Manufacturing Tech Conference Brett McCoy: Vice President / Director of Sales Circuit
Fraunhofer ISIT, Itzehoe 14. Juni 2005. Fraunhofer Institut Siliziumtechnologie (ISIT)
Research and Development centre for Microelectronics and Microsystems Applied Research, Development and Production for Industry ISIT applies an ISO 9001:2000 certified quality management system. Certificate
The Internet of Everything or Sensors Everywhere
The Internet of Everything or s Everywhere 2015 This document and the information included herein are proprietary of the China Wafer Level CSP Co., Ltd. Disclosure or reproduction by any media, inclusive
Samsung emcp. WLI DDP Package. Samsung Multi-Chip Packages can help reduce the time to market for handheld devices BROCHURE
Samsung emcp Samsung Multi-Chip Packages can help reduce the time to market for handheld devices WLI DDP Package Deliver innovative portable devices more quickly. Offer higher performance for a rapidly
Advanced Technologies for System Integration Leveraging the European Ecosystem
Advanced Technologies for System Integration Leveraging the European Ecosystem Presented by Jean-Marc Yannou ASE Europe June 27, 2013 Packaging - Key for System Integration Semi networking day, Porto 1
Innovative Wafer and Interconnect Technologies - Enabling High Volume Low Cost RFID Solutions
Innovative Wafer and Interconnect Technologies - Enabling High Volume Low Cost RFID Solutions Innovative Wafer & Interconnect Technologies Outline Low cost RFID Tags & Labels Standard applications and
SEMICONDUCTOR INDUSTRY ASSOCIATION FACTBOOK
SEMICONDUCTOR INDUSTRY ASSOCIATION FACTBOOK The data included in the 2014 SIA Factbook helps demonstrate the strength and promise of the U.S. semiconductor industry and why it is critical for policymakers
Faszination Licht. Entwicklungstrends im LED Packaging. Dr. Rafael Jordan Business Development Team. Dr. Rafael Jordan, Business Development Team
Faszination Licht Entwicklungstrends im LED Packaging Dr. Rafael Jordan Business Development Team Agenda Introduction Hermetic Packaging Large Panel Packaging Failure Analysis Agenda Introduction Hermetic
Molded. By July. A chip scale. and Omega. Guidelines. layer on the silicon chip. of mold. aluminum or. Bottom view. Rev. 1.
Application Note PAC-006 By J. Lu, Y. Ding, S. Liu, J. Gong, C. Yue July 2012 Molded Chip Scale Package Assembly Guidelines Introduction to Molded Chip Scale Package A chip scale package (CSP) has direct
Designing with High-Density BGA Packages for Altera Devices
2014.12.15 Designing with High-Density BGA Packages for Altera Devices AN-114 Subscribe As programmable logic devices (PLDs) increase in density and I/O pins, the demand for small packages and diverse
PCB Assembly Guidelines for Intersil Wafer Level Chip Scale Package Devices
Assembly Guidelines for Intersil Wafer Level Chip Scale Package Devices Introduction There is an industry-wide trend towards using the smallest package possible for a given pin count. This is driven primarily
Comparison of Advanced PoP Package Configurations
Comparison of Advanced PoP Package Configurations By Hamid Eslampour, SeongMin Lee, SeongWon Park, TaeKeun Lee, InSang Yoon, YoungChul Kim STATS ChipPAC Inc. 47400 Kato Rd Fremont, CA 94538 Copyright 2010.
Power Dissipation Considerations in High Precision Vishay Sfernice Thin Film Chips Resistors and Arrays (P, PRA etc.) (High Temperature Applications)
VISHAY SFERNICE Resistive Products Application Note ABSTRACT On our thin film chips resistors and arrays the main path for the heat, more than 90 %, is conduction through the body of the component, the
Preface xiii Introduction xv 1 Planning for surface mount design General electronic products 3 Dedicated service electronic products 3 High-reliability electronic products 4 Defining the environmental
Specializing in Open Cavity Packages & Complete IC Assembly Services ISO 9001:2008 Certified and ITAR Registered
TowerJazz Global Symposium Specializing in Open Cavity Packages & Complete IC Assembly Services and TowerJazz Global Symposium Quik-Pak a division of Delphon Industries 2011 Gold Sponsor and TowerJazz
GUIDELINES FOR PRINTED CIRCUIT BOARD ASSEMBLY (PCBA) OF UTAC GROUP S GRID ARRAY PACKAGE (GQFN) AND ITS BOARD LEVEL RELIABILITY
GUIDELINES FOR PRINTED CIRCUIT BOARD ASSEMBLY (PCBA) OF UTAC GROUP S GRID ARRAY PACKAGE (GQFN) AND ITS BOARD LEVEL RELIABILITY Kyaw Ko Lwin*, Daniel Ting Lee Teh, Carolyn Epino Tubillo, Jun Dimaano, Ang
Chapter 1 Introduction to The Semiconductor Industry 2005 VLSI TECH. 1
Chapter 1 Introduction to The Semiconductor Industry 1 The Semiconductor Industry INFRASTRUCTURE Industry Standards (SIA, SEMI, NIST, etc.) Production Tools Utilities Materials & Chemicals Metrology Tools
Figure 1. New Wafer Size Ramp Up as a Percentage of World Wide Silicon Area Versus Years Elapsed Since the New Size Was Introduced [1].
White Paper Forecasting the 45mm Ramp Up IC Knowledge LLC, PO Box 2, Georgetown, MA 1833 Tx: (978) 352 761, Fx: (978) 352 387, email: [email protected] Introduction The introduction and ramp up of 45mm
Xilinx Advanced Packaging
Xilinx Advanced Packaging Electronic packages are the interconnect housings for semiconductor devices. They provide electrical interconnections between the IC and the board, and they efficiently remove
Development of a Design & Manufacturing Environment for Reliable and Cost-Effective PCB Embedding Technology
Development of a Design & Manufacturing Environment for Reliable and Cost-Effective PCB Embedding Technology Outline Introduction CAD design tools for embedded components Thermo mechanical design rules
Acoustic/Electronic stack design, interconnect, and assembly Techniques available and under development
Acoustic/Electronic stack design, interconnect, and assembly Techniques available and under development - supported by the European Commission under support-no. IST-026461 e-cubes Maaike M. V. Taklo :
0.08 to 0.31 mils. IC Metal Interconnect. 6 mils. Bond Wire. Metal Package Lead Frame. 40 mils. PC Board. Metal Trace on PC Board 18507
3 PACKAGING Packaging the IC chip is a necessary step in the manufacturing process because the IC chips are small, fragile, susceptible to environmental damage, and too difficult to handle by the IC users.
Copper Ball Bonding, An Evolving Process Technology
Copper Ball Bonding, An Evolving Process Technology Timothy W. Ellis, Ph. D, Director, Corporate R&D Phone 215-784-5121, fax 215-784-6402, email: [email protected] Lee Levine, Principal Engineer Phone 215-784-6036,
Semiconductor Packaging Assembly Technology
Introduction This chapter describes the fundamentals of the processes used by National Semiconductor to assemble IC devices in electronic packages. Electronic packaging provides the interconnection from
Contents REPORT OF THE SUPERVISORY BOARD 45 CORPORATE GOVERNANCE 50 OTHER INFORMATION 112
Contents REPORT OF THE BOARD OF MANAGEMENT 2 Company Profile 3 Key Highlights 2013 4 Letter to Shareholders 6 Strategy 10 Financial Review 14 Director s Statement of Responsibilities 22 Besi Shareholder
Five Year Projections of the Global Flexible Circuit Market
Five Year Projections of the Global Flexible Circuit Market Robert Turunen and Dominique Numakura, DKN Research And James J. Hickman, PhD, Hickman Associates Inc Summary A new market research process has
Integrated Circuit Packaging and Thermal Design
Lezioni di Tecnologie e Materiali per l Elettronica Integrated Circuit Packaging and Thermal Design Danilo Manstretta microlab.unipv.it [email protected] Introduction to IC Technologies Packaging
Bi-directional FlipFET TM MOSFETs for Cell Phone Battery Protection Circuits
Bi-directional FlipFET TM MOSFETs for Cell Phone Battery Protection Circuits As presented at PCIM 2001 Authors: *Mark Pavier, *Hazel Schofield, *Tim Sammon, **Aram Arzumanyan, **Ritu Sodhi, **Dan Kinzer
www.pwc.com/chinasemicon China s impact on the semiconductor industry: 2015 update
www.pwc.com/chinasemicon China s impact on the semiconductor industry: 2015 update Technology Institute Groups 1-4 January 2016 1 Group 1: China s semiconductor market For the fourth consecutive year China
Simon McElrea : BiTS 3.10.14
Interconnectology The Road to 3D Mobile Consumer Driven Market This Changes Everything 1 Simon McElrea : BiTS 3.10.14 What Is Advanced/3D Packaging? 2 This Is... But So Is This. The level of Hardware Engineering
8-bit Atmel Microcontrollers. Application Note. Atmel AVR211: Wafer Level Chip Scale Packages
Atmel AVR211: Wafer Level Chip Scale Packages Features Allows integration using the smallest possible form factor Packaged devices are practically the same size as the die Small footprint and package height
Optimizing Insertion Extraction Force in a Pin-Socket Interconnect
Optimizing Insertion Extraction Force in a Pin-Socket Interconnect IC Socket industry trends are impacted by a combination of technology and market- driven factors. Technology driven factors include miniaturization,
, Yong-Min Kwon 1 ) , Ho-Young Son 1 ) , Jeong-Tak Moon 2 ) Byung-Wook Jeong 2 ) , Kyung-In Kang 2 )
Effect of Sb Addition in Sn-Ag-Cu Solder Balls on the Drop Test Reliability of BGA Packages with Electroless Nickel Immersion Gold (ENIG) Surface Finish Yong-Sung Park 1 ), Yong-Min Kwon 1 ), Ho-Young
Die Carrier Temporary Reusable Packages. Setting the Standards for Tomorrow
Die Carrier Temporary Reusable Packages Setting the Standards for Tomorrow Die Level Burn-in and Test The Need for KGD Historically, semiconductor manufacturers and endusers performed numerous tests on
Meeting the Thermal Management Needs of Evolving Electronics Applications
Meeting the Thermal Management Needs of Evolving Electronics Applications Dr. Glenn Mitchell / August 2015 Agenda Introduction Thermal Industry Trends TIM Challenges, Needs & Criteria TIM Industry Solutions
SiP & Embedded Passives ADEPT-SiP Project
System-in-Package () and the ADEPT- Project David Pedder TWI Ltd, Granta Park, Great Abington, Cambridge Copyright 2006 ADEPT- & Embedded Passives ADEPT- Project Objectives Programme Partners ADEPT- Architecture
Wafer Bumping & Wafer Level Packaging for 300mm Wafer
31 st International Conference on Electronics Manufacturing and Technology - IEMT 2006 8-10 November 2006 Sunway Resort Hotel, Petaling Jaya, Malaysia Wafer Bumping & Wafer Level Packaging for 300mm Wafer
Thermal Management Solutions for Printed Circuit Boards used in Digital and RF Power Electronics and LED assemblies
Thermal Management Solutions for Printed Circuit Boards used in Digital and RF Power Electronics and LED assemblies Sandy Kumar, Ph.D. Director of Technology American Standard Circuits, Inc 3615 Wolf Road
Electroless Nickel / Immersion Gold Process Technology for Improved Ductility of Flex and Rigid-Flex Applications
M44.44kk-growth Electroless Nickel / Immersion Gold Process Technology for Improved Ductility of Flex and Rigid-Flex Applications By: Kuldip Johal and Hugh Roberts - Atotech USA Inc. Sven Lamprecht and
Second Quarter Results of Operations
PRESS RELEASE Besi Posts Strong Q2 and H1-15 Results. Significant Expansion of Net Cash Position vs. 14 Duiven, the Netherlands, July 23, - BE Semiconductor Industries N.V. (the Company" or "Besi") (Euronext
Annual Repor t 2012 c r e a t i v i t y & f l e x i b i l i t y
Annual Report 2012 c r e a t i v i t y & f l e x i b i l i t y Contents REPORT OF THE BOARD OF MANAGEMENT 02 Company Profile 03 Key Highlights 2012 04 Letter to Shareholders 06 Strategy 10 Financial Review
Advanced Technologies and Equipment for 3D-Packaging
Advanced Technologies and Equipment for 3D-Packaging Thomas Oppert Semicon Russia 15 th May 2014 Outline Short Company Introduction Electroless Plating on Wafer Level Ultra-SB 2 - Wafer Level Solder Balling
Technical Note Recommended Soldering Parameters
Technical Note Recommended Soldering Parameters Introduction Introduction The semiconductor industry is moving toward the elimination of Pb from packages in accordance with new international regulations.
Wafer Level Chip Scale Package (WLCSP)
Freescale Semiconductor Application Note AN3846 Rev. 3.0, 05/2012 Wafer Level Chip Scale Package (WLCSP) 1 Purpose This document provides guidelines to use the Wafer Level Chip Scale Package (WLCSP) to
Thermal Adhesives Ther-O-Bond 1500
Products / Interface Materials / Adhesives Adhesives Bond 1500 Epoxy casting system for potting and encapsulation Bond 1600 Two part epoxy for bonding Bond 2000 Rapid cure acrylic adhesive bond High strength
Recent Developments in Active Implants. Innovation of interconnections for Active Implant Applications
Recent Developments in Active Implants Innovation of interconnections for Active Implant Applications Valtronic s Overview 1) Introduction of Valtronic: from Micro-technology to Medtech 2) Active Implants:
High Density SMT Assemblies Based on Flex Substrates
High Density SMT Assemblies Based on Flex Substrates Robert Larmouth, James Keating Teledyne Electronic Technologies 110 Lowell Rd., Hudson, NH 03051 (603) 889-6191 Abstract The industry trend to shrink
Advanced-packaging technologies: The implications for first movers and fast followers
55 Mick Ryan/Getty Images Advanced-packaging technologies: The implications for first movers and fast followers Adoption of 3-D technologies appears inevitable, creating both opportunities and risks. Seunghyuk
Embedding components within PCB substrates
Embedding components within PCB substrates Max Clemons, Altium - March 19, 2014 Continued pressure for electronic devices that provide greater functionality in ever-smaller formfactors is not only providing
MEMS & SENSORS PACKAGING EVOLUTION
MEMS & SENSORS PACKAGING EVOLUTION Presented by Christophe Zinck ASE Group September 26th, 2013 Outline 1. Brief presentation of ASE Group 2. Overview of MEMS packaging 3. ASE MEMS packaging background
Thin Is In, But Not Too Thin!
Thin Is In, But Not Too Thin! K.V. Ravi Crystal Solar, Inc. Abstract The trade-off between thick (~170 microns) silicon-based PV and thin (a few microns) film non-silicon and amorphous silicon PV is addressed
Good Boards = Results
Section 2: Printed Circuit Board Fabrication & Solderability Good Boards = Results Board fabrication is one aspect of the electronics production industry that SMT assembly engineers often know little about.
Opportunities and Challenges for Fan-out Panel Level Packaging (FOPLP)
Opportunities and Challenges for Fan-out Panel Level Packaging (FOPLP) T. Braun ( 1 ), M. Töpper ( 1 ), S. Raatz ( 1 ), S. Voges ( 2 ), R. Kahle ( 2 ), V. Bader ( 1 ), J. Bauer ( 1 ), K.-F. Becker ( 1
DETECTION OF DEFECT ON FBGA SOLDER BALLS USING X-RAY TECHNOLOGY
DETECTION OF DEFECT ON FBGA SOLDER BALLS USING X-RAY TECHNOLOGY Pavel Řihák Doctoral Degree Programme (2), FEEC BUT E-mail: [email protected] Supervised by: Ivan Szendiuch E-mail: [email protected]
AN-617 Application Note
One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com Wafer Level Chip Scale Package by the Wafer Level Package Development Team GENERAL DESCRIPTION
THE NEW WORLD OF ADVANCED PACKAGING. Annual Report 2011
THE NEW WORLD OF ADVANCED PACKAGING Annual Report 2011 Contents Report of the Board of Management 02 Company Profile 03 Key Highlights 2011 04 Letter to Shareholders 06 Strategy 08 Financial Review 11
Desmear and Plating Through Hole Considerations and Experiences for Green PCB Production
Desmear and Plating Through Hole Considerations and Experiences for Green PCB Production Gerd Linka, (Neil Patton) Atotech Deutschland GmbH Berlin, Germany Abstract With the latest legislations from RoHS
Bonding Wires for Semiconductor Technology
Bonding Wires for Semiconductor Technology Contents History 4 Superior Bonding Wire Technology 5 Research & Development 6 Bonding Wire Technology Laboratory & Applications 7 Commitment to Product and Service
DirectFET TM - A Proprietary New Source Mounted Power Package for Board Mounted Power
TM - A Proprietary New Source Mounted Power Package for Board Mounted Power by Andrew Sawle, Martin Standing, Tim Sammon & Arthur Woodworth nternational Rectifier, Oxted, Surrey. England Abstract This
Flex Circuit Design and Manufacture.
Flex Circuit Design and Manufacture. Hawarden Industrial Park, Manor Lane, Deeside, Flintshire, CH5 3QZ Tel 01244 520510 Fax 01244 520721 [email protected] www.merlincircuit.co.uk Flex Circuit
QPL. Advanced Lead Frame Services From Design to Delivery
QPL Advanced Lead Frame Services From Design to Delivery CORPORATE OVERVIEW Founded in 1982, QPL Limited is a global supplier of lead frames for the semiconductor industry. With headquarters in Hong Kong
Q&A. Contract Manufacturing Q&A. Q&A for those involved in Contract Manufacturing using Nelco Electronic Materials
Q&A Q&A for those involved in Contract Manufacturing using Nelco Electronic Materials 1. Do Nelco laminates have any discoloration effects or staining issues after multiple high temperature exposures?
PRINTED CIRCUIT BOARD SURFACE FINISHES - ADVANTAGES AND DISADVANTAGES
PRINTED CIRCUIT BOARD SURFACE FINISHES - ADVANTAGES AND DISADVANTAGES By Al Wright, PCB Field Applications Engineer Epec Engineered Technologies Anyone involved within the printed circuit board (PCB) industry
FLEXIBLE CIRCUITS MANUFACTURING
IPC-DVD-37 FLEXIBLE CIRCUITS MANUFACTURING Below is a copy of the narration for DVD-37. The contents of this script were developed by a review group of industry experts and were based on the best available
Flexible Printed Circuits Design Guide
www.tech-etch.com/flex Flexible Printed Circuits Design Guide Multilayer SMT Assembly Selective Plating of Gold & Tin-Lead Fine Line Microvias Cantilevered & Windowed Leads 1 MATERIALS CONDUCTOR Copper
Welcome & Introduction
Welcome & Introduction Accelerating the next technology revolution Sitaram Arkalgud, PhD Director Interconnect Temporary Bond Workshop SEMICON West July 11, 2011 San Francisco CA Copyright 2008 SEMATECH,
Automation Industry Market Report
Automation Industry Market Report The Global Industrial Automation Industry After weathering a difficult economic recession, the global automation industry is once again on the upswing, with many industry
Comparing Digital and Analogue X-ray Inspection for BGA, Flip Chip and CSP Analysis
Comparing Digital and Analogue X-ray Inspection for BGA, Flip Chip and CSP Analysis David Bernard & Steve Ainsworth Dage Precision Industries Abstract Non-destructive testing during the manufacture of
How do you create a RoHS Compliancy-Lead-free Roadmap?
How do you create a RoHS Compliancy-Lead-free Roadmap? When a company begins the transition to lead-free it impacts the whole organization. The cost of transition will vary and depends on the number of
Wafer Level Fan-out and Embedded Technology for Potable/Wearable/IoT Devices. Max Lu, Deputy Director, SPIL
Wafer Level Fan-out and Embedded Technology for Potable/Wearable/IoT Devices Max Lu, Deputy Director, SPIL 2 Outline Market Trend & Industry Benchmark KEY Innovative Package Solutions Molded WLCSP Fan-Out
Wire Bonding A Closer Look
ISTFA'91: The 17th International Symposium for Testing & Failure Analysis, Los Angeles, California, USA / 11-15 November 1991 Wire Bonding A Closer Look G. E. Servais and S.D. Brandenburg Delco Electronics
T H A N K S F O R A T T E N D I N G OUR. FLEX-RIGID PCBs. Presented by: Nechan Naicker
T H A N K S F O R A T T E N D I N G OUR TECHNICAL WEBINAR SERIES FLEX-RIGID PCBs Presented by: Nechan Naicker We don t just sell PCBs. We sell sleep. Cirtech EDA is the exclusive SA representative of the
Solutions without Boundaries. PCB Surface Finishes. Todd Henninger, C.I.D. Sr. Field Applications Engineer Midwest Region
Solutions without Boundaries PCB Surface Finishes Todd Henninger, C.I.D. Sr. Field Applications Engineer Midwest Region 1 Notice Notification of Proprietary Information: This document contains proprietary
Selective Soldering Defects and How to Prevent Them
Selective Soldering Defects and How to Prevent Them Gerjan Diepstraten Vitronics Soltec BV Introduction Two major issues affecting the soldering process today are the conversion to lead-free soldering
Ultra Reliable Embedded Computing
A VersaLogic Focus on Reliability White Paper Ultra Reliable Embedded Computing The Clash between IPC Class 3 Requirements and Shrinking Geometries Contents Introduction...1 Case in Point: IPC Class 3
Solder Reflow Guide for Surface Mount Devices
June 2015 Introduction Technical Note TN1076 This technical note provides general guidelines for a solder reflow and rework process for Lattice surface mount products. The data used in this document is
