The future of nano-computing
|
|
- Lee Walters
- 8 years ago
- Views:
Transcription
1 The future of nano-computing George Bourianoff Intel Corporation Presented to International Engineering Consortium and Electrical and Computer Engineering Department Heads Jan. 27, 2003 San Jose, Ca 2/5/2003 Intel Corp. George Bourianoff 1
2 Future of Nanocomputing Scalable new technology criteria Scalable new technology Silicon highway criteria characteristics origins limits taxonomy elements 2/5/2003 Intel Corp. George Bourianoff 2
3 Key messages CMOS scaling will continue for next years Alternative new technologies will emerge and begin to be integrated on CMOS by 2015 Nanoscience research is needed to facilitate radical new scalable technologies beyond /5/2003 Intel Corp. George Bourianoff 3
4 The future of nanocomputing Introduction Scaled CMOS Nano-computing, nano-technology and nano-science Radical new technologies Challenges Conclusions 2/5/2003 Intel Corp. George Bourianoff 4
5 The foundations of microelectronics Government funded research in solid state physics in 1930 s and 40 s laid the foundation Central Breakthroughs: Band structure concept Minute amounts of impurities control properties Advances in purification and high quality crystal growth of Si and Ge Beginning about 1946, we began to utilize this knowledge base Most basic semiconductor devices were demonstrated within 12 years Bipolar transistor 1948 Field effect transistor 1953 LED 1955 Tunnel diode 1957 IC 1959 Laser /5/2003 Intel Corp. George Bourianoff 5
6 The beauty of silicon For four decades, the semiconductor industry has steadily reduced the unit cost of IC components by 1. Scaling device dimensions downward 2. Scaling wafer diameter upward DRAMs Feature size Wafer diameter Cost per Megabit MB 64 MB 1 GB 0.8 µm 0.35 µm 0.15 µm $6.50 $3.14 $0.10 2/5/2003 Intel Corp. George Bourianoff 6
7 Brick Walls on the ITRS YEAR TECHNOLOGY NODE nm nm nm On-chip local frequency (MHz) Number of metal levels - Logic Number of optional levels Jmax (A/cm 2 ) - wire (at 105 o C) 5.8 E5 9.6 E5 1.4 E6 Local wiring pitch - DRAM non-contacted (nm) Local wiring pitch - Logic (nm) Local wiring AR-Logic (Cu) Cu local dishing (nm) Intermediate wiring pitch - Logic (nm) Intermediate wiring h/w AR - Logic (Cu DD via/lin) 2.0/ / /2.2 Cu intermediate wiring dishing - 15 um wide wire (nm) Dielectric erosion, intermediate wiring 50% density (nm) Global wiring pitch - Logic (nm) Global wiring h/w AR - Logic - Cu DD via/line (nm) 2.2/ / /2.8 Cu global wiring dishing, 15 um wide wire (nm) Contact aspect ratio - DRAM, stacked cap Conductor effective resistivity (uohm -cm) Barrier/cladding thickness (nm) Interlevel metal insulator effective dielectric constant (k) - Logic nm nm nm E6 3.7 E6 4.6 E / / / / / / < 1.8 < <1.5 < nm nm nm E6 3.7 E6 4.6 E / / / / / / < 1.8 < <1.5 <1.5 Solutions Exist Solutions being pursued 2/5/2003 No known solutions Intel Corp. George Bourianoff 7
8 Silicon Nanotechnology is Here! 10 Nominal feature size Micron 0.1 Gate Width 130nm 90nm 100 Nano- meter Nanotechnology 70nm 50nm /5/2003 Intel Corp. George Bourianoff 8
9 The ingredients of scaling Material Evolution in MOS 2000 s Al-Cu New materials Al-Cu Al-Cu W Al-Si Ti/TiN Ti/TiN Al Poly WSi2/Poly TiSi2/Poly 60 s 70 s 80 s 90 s Al-Cu W Low K Ti/TiN TiSi2/Poly W Cu ELK Ti/TiN CSi2/Poly Improved processing New geometries SiO2 SiO2 SiO2 SiO2 SiO2 SiO2/SiN Silicon Silicon Silicon Silicon Silicon Silicon Scaling Will continue as long as (δ cost) /(δ performance) < alternate technologies 2/5/2003 Intel Corp. George Bourianoff 9
10 Transistor Scaling 70nm 70nm transistor for 0.13µm process 2001 production Demo: nm Drain Current (µa/µm) nm NMOS Vg = 0.8V Drain Voltage (V) 0.7V 0.6V 0.5V 0.4V 0.3V Influenza virus Source: CDC 100nm 30nm transistor Prototype Source: Intel (IEDM, Dec 2001) 15nm 15nm transistor prototype 2/5/2003 Intel Corp. George Bourianoff 10
11 New Materials Changes Made Gate Silicide added Channel Strained silicon Transistor Future Options High-k gate dielectric New transistor structure Source: Intel The problem: High Ioff current 2/5/2003 Intel Corp. George Bourianoff 11
12 New Geometries Gate Silicon Id ( (ma ma/µm) Drain Source Source Gate Drain Source: Intel (ISSDM, Sep 2002) Vd (V) Source: Intel 2/5/2003 Intel Corp. George Bourianoff 12
13 Improved processing EUV Lithography Prototype Exposure Tool 50nm Lines Printed with EUV Lithography EUV lithography in commercialization phase Cost effectiveness is key challenge 2/5/2003 Intel Corp. George Bourianoff 13 Source: Sandia
14 The limits of logic scaling For an arbitrary switching device made of of a single electron in a dual quantum well Operating at room temperature It can be shown a power dissipation limit of 100 W/cm**2 Will limit the operational frequency to ~100 GHz at length scales ~ 4 nm 2/5/2003 Intel Corp. George Bourianoff 14
15 CMOS device circa 2016 Cost $/gate Size 8 nm / device Speed 0.2 ps /operation Energy J/operation 2/5/2003 Intel Corp. George Bourianoff 15
16 The future of nanocomputing Introduction Scaled CMOS Nano-computing, nano-technology and nano-science A taxonomy New devices New architectures Alternative state variables Radical new technologies Challenges Conclusions 2/5/2003 Intel Corp. George Bourianoff 16
17 biotech Digital Electric charge A taxonomy for nano-computing Memory devices analogue Molecular state patterns sensors Spin orientation probabilities Flux quanta associative Quantum state Heirarchy Data represent ations State variables Boolean Scaled CMOS CNN Crossbar Quantum Architecture CNT FETs Molecular Spintronics Quantum Devices Time 2/5/2003 Intel Corp. George Bourianoff 17
18 The future of nanocomputing Introduction Scaled CMOS Nano-computing, nano-technology and nano-science A taxonomy New devices New architectures Alternative state variables Radical new technologies Challenges Conclusions 2/5/2003 Intel Corp. George Bourianoff 18
19 2/5/2003 Intel Corp. George Bourianoff 19
20 CNT-FET Device Structure E-beam Ti/Au gate Mo S/D 8 nm ZrO2 1.4 nm diameter single wall CNT McEuen et. al,. Cornell Universwity 2/5/2003 Intel Corp. George Bourianoff 20
21 Nanowire Gating Geometries Back gate D S G SiO 2 Si Top gate G D S D Coaxial gate G S 2/5/2003 Intel Corp. George Bourianoff C. Leiber et. al., Harvard U 21
22 Top-gated p-si Nanowire Transistors V GS G D S SiO x Si I DS (µa) V GS -1.0 V GS -0.5 V GS V GS C. Leiber et. al., Harvard U 1 µm G D S -I DS (na) +0.5 V GS V DS (V) mv/dec na/v I DS (na) 1 µm 0.1 V DS = -1 V /5/2003 Intel Corp. George Bourianoff 22 V GS (V)
23 Crossed Nanowire Structures: A Powerful Strategy for Creation & Integration of Nanodevices Nanowires serve dual purpose: both active devices and interconnects. All key nanoscale metrics are defined during synthesis and subsequent assembly. Crossed nanowire architecture provides natural scaling and potential for integration at highest densities. No additional complexity (with added material). 2/5/2003 Intel Corp. George Bourianoff 23 C. Leiber et. al., Harvard U
24 Crossed Nanowire FETs Current (na) Current (na) Gate (V) Bias (V) S V g (V): G D In crossed nanowire FETs (cnw-fet), all critical nanoscale metrics are defined by synthesis and assembly: channel width by the active nanowire diameter (to 2 nm) channel length by the gate nanowire diameter (to 1-2 nm) gate dielectric oxide coating on the nanowires (to 1 atomic layer) The conductance of cnw-fets can be changed by more than times with less than 0.1 V variation in the nano-gate. 2/5/2003 Intel Corp. George Bourianoff 24 Huang, Duan, Lieber et al., Science 294, 1313 (2001)
25 Device Demonstrated P-N Junction Lieber/Harvard 2/5/2003 Intel Corp. George Bourianoff 25
26 Room temperature Single Electron Transistor (SET) Single electron in island controls current flow from source to drain Typical sizes of the TiOx lines are nm widths and nm lengths. Typical island sizes are nm by nm Courtesy, NEC, IEDM 2000, PP 481 2/5/2003 Intel Corp. George Bourianoff 26
27 Spin resonance transistor (SRT) Transistors that control spins rather than charge More energy efficient than conventional transistors Combines magnetic and electrostatic fields May enable quantum computing Courtesy Eli Yablanovitch,, UCLA 2/5/2003 Intel Corp. George Bourianoff 27
28 A Molecular Electronic Switch (2-amino-4-ethyinylphenyl-4-ethylphenyl-5- Silicon Nitride nitro-1-benzenethiolate) Au 1000 Self Assembled Molecules (SEM) Current (pa) 1 1 Au IV Characteristics (@T=60K) Voltage (V) 2/5/2003 Intel Corp. George Bourianoff 28 Source: M.Reed & others,yale Univ and Rice Univ
29 The future of nanocomputing Introduction Scaled CMOS Nano-computing, nano-technology and nano-science A taxonomy New devices New architectures Alternative state variables Radical new technologies Challenges Conclusions 2/5/2003 Intel Corp. George Bourianoff 29
30 Emerging Research Architectures ON 2 H 2 N ARCHITECTURE DEVICE IMPLEMENTATION ADVANTAGES CHALLENGES 3-D INTEGRATION CMOS with dissimilar material systems Less interconnect delay, Enables mixed technology solutions Heat removal, No design tools, Difficult test and measurement QUANTUM CELLULAR AUTOMATA Arrays of quantum dots High functional density. No interconnects in signal path Limited fan out, Dimensional control (low temperature operation), Sensitive to background charge DEFECT TOLERANT ARCHITECTURE Intelligently assembles nanodevices Supports hardware with defect densities >50% Requires precomputing test MOLECULAR ARCHITECTURE Molecular switches and memories Supports memory based computing Limited functionality CELLULAR NONLINEAR NETWORKS Single electron array architectures Enables utilization of single electron devices at room temperature Subject to background noise, Tight tolerances QUANTUM COMPUTING Spin resonance transistors, NMR devices, Single flux quantum devices Exponential performance scaling, Enables unbreakable cryptography Extreme application limitation, Extreme technology MATURITY Demonstration Demonstration Demonstration Concept Demonstration Concept 2/5/2003 Intel Corp. George Bourianoff 30
31 Quantum Cellular Automata Adder circuit with carry executed in QCA logic Example of asynchronous, CNN, nearest neighbor architecture Courtesy of Notre Dame 2/5/2003 Intel Corp. George Bourianoff 31
32 Fault tolerant architecture All-memory architecture Defect tolerant Potentially self-repairing and reconfigurable J. Heath, R. S. Williams et al, UCLA and HP 2/5/2003 Intel Corp. George Bourianoff 32
33 Store information in the relative phase of 2 signals Multi-valued logic possible depending on frequencies of 2 signals Tunneling Phase logic devices use RTDs to create one of the signals Phase logic Courtesy: R Keihle,, University of Minnesota 2/5/2003 Intel Corp. George Bourianoff 33
34 Quantum Computer A-Gate J-Gate A-Gate Si Barrier layer e - 31 P 31 P Selected technological implementations Liquid-state NMR Linear ion trap Coupled quantum dots Deterministically doped semicondustor structures 2/5/2003 Intel Corp. George Bourianoff 34
35 The future of nanocomputing Introduction Scaled CMOS Nano-computing, nano-technology and nano-science A taxonomy New devices New architectures Alternative state variables Radical new technologies Challenges Conclusions 2/5/2003 Intel Corp. George Bourianoff 35
36 Alternative state variables Electric charge Molecular state Spin orientation Electric dipole orientation Photon intensity Photon polarization Quantum state Phase state Mechanical state 2/5/2003 Intel Corp. George Bourianoff 36
37 The future of nanocomputing Introduction Scaled CMOS Nano-computing, nano-technology and nano-science A taxonomy New devices New architectures Alternative state variables Radical new technologies Challenges Conclusions 2/5/2003 Intel Corp. George Bourianoff 37
38 Economic criteria Economic relevance criteria The risk adjusted ROI for any new technology must exceed that of silicon Caution Sufficiently advanced technologies will create their own applications. New technologies cannot necessarily be justified by current day applications. 2/5/2003 Intel Corp. George Bourianoff 38
39 Technical criteria CMOS compatibility Energy efficiency Scalability Performance Architectural compatibility Sensitivity to parametric variation Room temperature operation Stability and reliability 2/5/2003 Intel Corp. George Bourianoff 39
40 Existence proof for alternate models The brain is the ultimate model for its ability to deal with complexity Little understanding on its architecture & organization It is however Orders of magnitude more powerful than the best microprocessor Self assembled Parallel operation Self repairing to a significant degree Fault tolerant Runs on ~ 10W 2/5/2003 Intel Corp. George Bourianoff 40
41 Breakthrough scientific investigation is needed 1952 Achievements Bulk band structure of solids Doping 2002 Needs geometry dependent energetic structure of nanostructures precise location of atoms Crystal growth self organization of matter in complex structures 2/5/2003 Intel Corp. George Bourianoff 41
42 The integration challenge Scalability Node Controller Memory Scalability Node Controller Memory Scalability Port Switch Scalability Port Switch I/O Bridge I/O Hub I/O Bridge I/O Hub PCI-(X) Bridge InfiniBand* Bridge PCI-(X) Bridge InfiniBand* Bridge Intel way & 8-way 8 Server Configurations 2/5/2003 Intel Corp. George Bourianoff 42
43 Conclusions CMOS scaling will continue for next years Alternative new technologies will emerge and begin to be integrated on CMOS by 2015 Nanoscience research is needed to facilitate radical new scalable technologies beyond /5/2003 Intel Corp. George Bourianoff 43
44 For further information on Intel's silicon technology, please visit the Silicon Showcase at 2/5/2003 Intel Corp. George Bourianoff 44
45 Backup 2/5/2003 Intel Corp. George Bourianoff 45
46 For about four decades now we have exploited (mined) our investment in basic science and we have continuously evolved the devices based on this understanding 2/5/2003 Intel Corp. George Bourianoff 46
47 Nanotechnology for Gate Dielectrics Transistor gate oxide thickness trend Gate 1.2nm SiO 2 Source: Intel Dimension (nm) nm process Capacitance 1X Leakage 1X Si-O bond: 0.16nm SiO2 High K First year in production Experimental high-k 1.6X < 0.01X Silicon substrate Gate 3.0nm High-k Silicon substrate Leakage is the limiter to SiO2 scaling Integration is the key challenge to High K 2/5/2003 Intel Corp. George Bourianoff 47
48 What new basic science is s r R needed? Spin manipulation, e.g. transport, storage, detection, creation, Geometry related quantum effects, e.g. quantum wedge, parabolic wells, Source Si P + P + B - Drain Precise location of atoms e.g. coherent manipulation of entangled wavefunctions 2/5/2003 Intel Corp. George Bourianoff 48
49 Transport in Si-Ge Core-Shell Structures -2.5 V GS = -1.1 V D G S SiO x Ge Si I DS (µa) V DS (V) S D G 500 nm /5/2003 Intel Corp. George Bourianoff 49 V GS (V) -I DS (na) mv/dec na/v V DS = -1 V -I DS (na)
50 Coaxially-Gated Si-Ge SiO x Ge Si I DS (µa) V GS -2 V GS Ge 0.0 O V GS V SD (V) mv/dec µa/v V DS /5/2003 Intel Corp. George Bourianoff 50 V GS (V) I DS (µa) I DS (na)
51 Devices Demonstrated Nanowire FET Lieber/Harvard 2/5/2003 Intel Corp. George Bourianoff 51
52 Photonic devices Man-made crystals produced by etching precisely placed holes in silicon or III-V material Can produce, detect and manipulate light more efficiently than naturally occurring materials 2/5/2003 Intel Corp. George Bourianoff 52
53 System software design needs to facilitate emerging technologies Challenge CMOS is based on Boolean logic and binary data representation Alternative technologies will require native logic systems and data representations to optimize their performance Solution? Design science must provide functional abstractions and interfaces to couple multiple, dissimilar technologies into a single functional system 2/5/2003 Intel Corp. George Bourianoff 53
54 Nano-computing, nanotechnology and nano-science 2/5/2003 Intel Corp. George Bourianoff 54
55 Changing architectural paradigms Current Boolean logic Binary data representation 2D Homogeneous Globally interconnected Synchronous Von Neuman 3 terminal Future Neural networks, CNN, QCA, Associative, patterned, memory based, data representations 3D Non homogeneous Nearest neighbor Asynchronous Integrated memory/logic 2 terminal 2/5/2003 Intel Corp. George Bourianoff 55
Nanocomputer & Architecture
Nanocomputer & Architecture Yingjie Wei Western Michigan University Department of Computer Science CS 603 - Dr. Elise dedonckor Febrary 4 th, 2004 Nanocomputer Architecture Contents Overview of Nanotechnology
More informationImplementation Of High-k/Metal Gates In High-Volume Manufacturing
White Paper Implementation Of High-k/Metal Gates In High-Volume Manufacturing INTRODUCTION There have been significant breakthroughs in IC technology in the past decade. The upper interconnect layers of
More informationAdvanced VLSI Design CMOS Processing Technology
Isolation of transistors, i.e., their source and drains, from other transistors is needed to reduce electrical interactions between them. For technologies
More informationNanotechnologies for the Integrated Circuits
Nanotechnologies for the Integrated Circuits September 23, 2015 Dr. Bertrand Cambou Professor of Practice NAU, Cybersecurity School of Informatics, Computing, and Cyber-Systems Agenda The Market Silicon
More informationTeaching a Cross-Disciplinary Nanocomputing Systems Course
Teaching a Cross-Disciplinary Nanocomputing Systems Course Waleed K. Al-Assadi 1 and Aurangzeb Khan 2 Abstract- The end of photolithography as the driver for Moore s Law is predicted within few years and
More informationEvaluating Embedded Non-Volatile Memory for 65nm and Beyond
Evaluating Embedded Non-Volatile Memory for 65nm and Beyond Wlodek Kurjanowicz DesignCon 2008 Sidense Corp 2008 Agenda Introduction: Why Embedded NVM? Embedded Memory Landscape Antifuse Memory evolution
More informationCS257 Introduction to Nanocomputing
CS257 Introduction to Nanocomputing Overview of Crossbar-Based Computing John E Savage Overview Intro to NW growth methods Chemical vapor deposition and fluidic assembly Nano imprinting Nano stamping Four
More informationLecture 030 DSM CMOS Technology (3/24/10) Page 030-1
Lecture 030 DSM CMOS Technology (3/24/10) Page 030-1 LECTURE 030 - DEEP SUBMICRON (DSM) CMOS TECHNOLOGY LECTURE ORGANIZATION Outline Characteristics of a deep submicron CMOS technology Typical deep submicron
More informationAn Open Architecture through Nanocomputing
2009 International Symposium on Computing, Communication, and Control (ISCCC 2009) Proc.of CSIT vol.1 (2011) (2011) IACSIT Press, Singapore An Open Architecture through Nanocomputing Joby Joseph1and A.
More informationNew materials on horizon for advanced logic technology in mobile era
New materials on horizon for advanced logic technology in mobile era source gate Kelin J. Kuhn, TED 2012 drain Franz Kreupl, IFX 2003 Hsinchu March 6, 2013 - Prof. Dr. Franz Kreupl 1 Outline Introduction
More informationIntroduction to VLSI Fabrication Technologies. Emanuele Baravelli
Introduction to VLSI Fabrication Technologies Emanuele Baravelli 27/09/2005 Organization Materials Used in VLSI Fabrication VLSI Fabrication Technologies Overview of Fabrication Methods Device simulation
More informationIntel s Revolutionary 22 nm Transistor Technology
Intel s Revolutionary 22 nm Transistor Technology Mark Bohr Intel Senior Fellow Kaizad Mistry 22 nm Program Manager May, 2011 1 Key Messages Intel is introducing revolutionary Tri-Gate transistors on its
More informationDESIGN CHALLENGES OF TECHNOLOGY SCALING
DESIGN CHALLENGES OF TECHNOLOGY SCALING IS PROCESS TECHNOLOGY MEETING THE GOALS PREDICTED BY SCALING THEORY? AN ANALYSIS OF MICROPROCESSOR PERFORMANCE, TRANSISTOR DENSITY, AND POWER TRENDS THROUGH SUCCESSIVE
More informationFuture Paths for Components & Systems
Future Paths for Components & Systems ÉCOLE POLYTECHNIQUE FÉDÉRALE DE LAUSANNE Adrian M. Ionescu Ecole Polytechnique Fédérale de Lausanne Adrian M. Ionescu, ICT 2008, Lyon 1 Summary Introduction: invent
More informationCONTENTS. Preface. 1.1.2. Energy bands of a crystal (intuitive approach)
CONTENTS Preface. Energy Band Theory.. Electron in a crystal... Two examples of electron behavior... Free electron...2. The particle-in-a-box approach..2. Energy bands of a crystal (intuitive approach)..3.
More informationSolar Photovoltaic (PV) Cells
Solar Photovoltaic (PV) Cells A supplement topic to: Mi ti l S Micro-optical Sensors - A MEMS for electric power generation Science of Silicon PV Cells Scientific base for solar PV electric power generation
More informationMOS (metal-oxidesemiconductor) 李 2003/12/19
MOS (metal-oxidesemiconductor) 李 2003/12/19 Outline Structure Ideal MOS The surface depletion region Ideal MOS curves The SiO 2 -Si MOS diode (real case) Structure A basic MOS consisting of three layers.
More informationDESIGN, FABRICATION AND ELETRICAL CHARACTERIZATION OF SOI FINFET TRANSISTORS
DESIGN, FABRICATION AND ELETRICAL CHARACTERIZATION OF SOI FINFET TRANSISTORS Prof. Dr. João Antonio Martino Professor Titular Departamento de Engenharia de Sistemas Eletrônicos Escola Politécnica da Universidade
More informationEE-612: Nanoscale Transistors (Advanced VLSI Devices) Spring 2005
EE-612: Nanoscale Transistors (Advanced VLSI Devices) Spring 2005 Mark Lundstrom Electrical and Computer Engineering Purdue University, West Lafayette, IN USA 765-494-3515 lundstro@purdue.edu 1 evolution
More informationFault Modeling. Why model faults? Some real defects in VLSI and PCB Common fault models Stuck-at faults. Transistor faults Summary
Fault Modeling Why model faults? Some real defects in VLSI and PCB Common fault models Stuck-at faults Single stuck-at faults Fault equivalence Fault dominance and checkpoint theorem Classes of stuck-at
More information1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.
.Introduction If the automobile had followed the same development cycle as the computer, a Rolls- Royce would today cost $00, get one million miles to the gallon and explode once a year Most of slides
More informationWinbond W2E512/W27E257 EEPROM
Construction Analysis Winbond W2E512/W27E257 EEPROM Report Number: SCA 9703-533 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax:
More informationCOURSE: PHYSICS DEGREE: COMPUTER ENGINEERING year: 1st SEMESTER: 1st
COURSE: PHYSICS DEGREE: COMPUTER ENGINEERING year: 1st SEMESTER: 1st WEEKLY PROGRAMMING WEE K SESSI ON DESCRIPTION GROUPS GROUPS Special room for LECTU PRAC session RES TICAL (computer classroom, audiovisual
More informationECE 410: VLSI Design Course Introduction
ECE 410: VLSI Design Course Introduction Professor Andrew Mason Michigan State University Spring 2008 ECE 410, Prof. A. Mason Lecture Notes Page i.1 Age of electronics microcontrollers, DSPs, and other
More informationSTMicroelectronics. Deep Sub-Micron Processes 130nm, 65 nm, 40nm, 28nm CMOS, 28nm FDSOI. SOI Processes 130nm, 65nm. SiGe 130nm
STMicroelectronics Deep Sub-Micron Processes 130nm, 65 nm, 40nm, 28nm CMOS, 28nm FDSOI SOI Processes 130nm, 65nm SiGe 130nm CMP Process Portfolio from ST Moore s Law 130nm CMOS : HCMOS9GP More than Moore
More informationRecent developments in high bandwidth optical interconnects. Brian Corbett. www.tyndall.ie
Recent developments in high bandwidth optical interconnects Brian Corbett Outline Introduction to photonics for interconnections Polymeric waveguides and the Firefly project Silicon on insulator (SOI)
More informationYrd. Doç. Dr. Aytaç Gören
H2 - AC to DC Yrd. Doç. Dr. Aytaç Gören ELK 2018 - Contents W01 Basic Concepts in Electronics W02 AC to DC Conversion W03 Analysis of DC Circuits W04 Transistors and Applications (H-Bridge) W05 Op Amps
More informationThe MOSFET Transistor
The MOSFET Transistor The basic active component on all silicon chips is the MOSFET Metal Oxide Semiconductor Field Effect Transistor Schematic symbol G Gate S Source D Drain The voltage on the gate controls
More information1.1 Silicon on Insulator a brief Introduction
Table of Contents Preface Acknowledgements Chapter 1: Overview 1.1 Silicon on Insulator a brief Introduction 1.2 Circuits and SOI 1.3 Technology and SOI Chapter 2: SOI Materials 2.1 Silicon on Heteroepitaxial
More informationL innovazione tecnologica dell industria italiana verso la visione europea del prossimo futuro
L innovazione tecnologica dell industria italiana verso la visione europea del prossimo futuro Mercoledì 2 Aprile 2014 Antonio D Errico, Francesco Testa, Roberto Sabella, Ericsson Silicon Photonics Opportunities
More informationCO2005: Electronics I (FET) Electronics I, Neamen 3th Ed. 1
CO2005: Electronics I The Field-Effect Transistor (FET) Electronics I, Neamen 3th Ed. 1 MOSFET The metal-oxide-semiconductor field-effect transistor (MOSFET) becomes a practical reality in the 1970s. The
More informationChemical Synthesis. Overview. Chemical Synthesis of Nanocrystals. Self-Assembly of Nanocrystals. Example: Cu 146 Se 73 (PPh 3 ) 30
Chemical Synthesis Spontaneous organization of molecules into stable, structurally well-defined aggregates at the nanometer length scale. Overview The 1-100 nm nanoscale length is in between traditional
More informationQuantum Computing for Beginners: Building Qubits
Quantum Computing for Beginners: Building Qubits Suzanne Gildert Condensed Matter Physics Research (Quantum Devices Group) University of Birmingham 28/03/2007 Overview of this presentation What is a Qubit?
More informationLow-cost Printed Electronic Nose Gas Sensors for Distributed Environmental Monitoring
Low-cost Printed Electronic Nose Gas Sensors for Distributed Environmental Monitoring Vivek Subramanian Department of Electrical Engineering and Computer Sciences University of California, Berkeley RD83089901
More informationIntroduction to CMOS VLSI Design
Introduction to CMOS VLSI esign Slides adapted from: N. Weste,. Harris, CMOS VLSI esign, Addison-Wesley, 3/e, 24 Introduction Integrated Circuits: many transistors on one chip Very Large Scale Integration
More informationDamage-free, All-dry Via Etch Resist and Residue Removal Processes
Damage-free, All-dry Via Etch Resist and Residue Removal Processes Nirmal Chaudhary Siemens Components East Fishkill, 1580 Route 52, Bldg. 630-1, Hopewell Junction, NY 12533 Tel: (914)892-9053, Fax: (914)892-9068
More informationAplicaciones de la nanolitografía de oxidación por AFM
ForceTool Aplicaciones de la nanolitografía de oxidación por AFM (AFM oxidation nanolithography or Local oxidation nanolithography) Templates for the growth of molecular arquitectures Transistors Sensors
More informationHow To Increase Areal Density For A Year
R. Fontana¹, G. Decad¹, S. Hetzler² ¹IBM Systems Technology Group, ²IBM Research Division 20 September 2012 Technology Roadmap Comparisons for TAPE, HDD, and NAND Flash: Implications for Data Storage Applications
More informationThe role of the magnetic hard disk drive
Emerging Trends in Data Storage on Magnetic Hard Disk Drives EDWARD GROCHOWSKI, IBM Almaden Research Center, San Jose, CA, USA A BSTRACT The role of the magnetic hard disk drive (HDD) is constantly growing
More informationnanohub.org Toward On-Line Simulation for Materials and Nanodevices by Design
Univ. of Florida, Univ. of Illinois, Morgan State Univ., Northwestern Univ. Purdue Univ. Stanford Univ., UTEP nanohub.org Toward On-Line Simulation for Materials and Nanodevices by Design 1 Gerhard Klimeck,
More informationMEMS Processes from CMP
MEMS Processes from CMP MUMPS from MEMSCAP Bulk Micromachining 1 / 19 MEMSCAP MUMPS processes PolyMUMPS SOIMUMPS MetalMUMPS 2 / 19 MEMSCAP Standard Processes PolyMUMPs 8 lithography levels, 7 physical
More informationCrossbar Resistive Memory:
White Paper Crossbar Resistive Memory: The Future Technology for NAND Flash By Hagop Nazarian, Vice President of Engineering and Co-Founder Abstract NAND Flash technology has been serving the storage memory
More informationThe Nano Revolution and Its Effects on Micro/Nano Systems Education
The Nano Revolution and Its Effects on Micro/Nano Systems Education Peter M. Kogge McCourtney Prof. of CS & Engr, Assoc. Dean for Research, University of Notre Dame IBM Fellow (ret) Michael T. Niemier
More informationFabrication and Manufacturing (Basics) Batch processes
Fabrication and Manufacturing (Basics) Batch processes Fabrication time independent of design complexity Standard process Customization by masks Each mask defines geometry on one layer Lower-level masks
More informationChapter 1 Introduction to The Semiconductor Industry 2005 VLSI TECH. 1
Chapter 1 Introduction to The Semiconductor Industry 1 The Semiconductor Industry INFRASTRUCTURE Industry Standards (SIA, SEMI, NIST, etc.) Production Tools Utilities Materials & Chemicals Metrology Tools
More informationComparison study of FinFETs: SOI vs. Bulk Performance, Manufacturing Variability and Cost
Comparison study of FETs: SOI vs. Bulk Performance, Manufacturing Variability and Cost David Fried, IBM Thomas Hoffmann, IMEC Bich-Yen Nguyen, SOITEC Sri Samavedam, Freescale Horacio Mendez, SOI Industry
More informationNanoscale Resolution Options for Optical Localization Techniques. C. Boit TU Berlin Chair of Semiconductor Devices
berlin Nanoscale Resolution Options for Optical Localization Techniques C. Boit TU Berlin Chair of Semiconductor Devices EUFANET Workshop on Optical Localization Techniques Toulouse, Jan 26, 2009 Jan 26,
More informationFlash Memories. João Pela (52270), João Santos (55295) December 22, 2008 IST
Flash Memories João Pela (52270), João Santos (55295) IST December 22, 2008 João Pela (52270), João Santos (55295) (IST) Flash Memories December 22, 2008 1 / 41 Layout 1 Introduction 2 How they work 3
More informationTobias Märkl. November 16, 2009
,, Tobias Märkl to 1/f November 16, 2009 1 / 33 Content 1 duction to of Statistical Comparison to Other Types of Noise of of 2 Random duction to Random General of, to 1/f 3 4 2 / 33 , to 1/f 3 / 33 What
More informationImplementation of Short Reach (SR) and Very Short Reach (VSR) data links using POET DOES (Digital Opto- electronic Switch)
Implementation of Short Reach (SR) and Very Short Reach (VSR) data links using POET DOES (Digital Opto- electronic Switch) Summary POET s implementation of monolithic opto- electronic devices enables the
More informationCrystalline solids. A solid crystal consists of different atoms arranged in a periodic structure.
Crystalline solids A solid crystal consists of different atoms arranged in a periodic structure. Crystals can be formed via various bonding mechanisms: Ionic bonding Covalent bonding Metallic bonding Van
More informationHere we introduced (1) basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices.
Outline Here we introduced () basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices. Circuit Logic Gate A logic gate is an elemantary building block
More informationCHAPTER 10 Fundamentals of the Metal Oxide Semiconductor Field Effect Transistor
CHAPTER 10 Fundamentals of the Metal Oxide Semiconductor Field Effect Transistor Study the characteristics of energy bands as a function of applied voltage in the metal oxide semiconductor structure known
More informationLezioni di Tecnologie e Materiali per l Elettronica
Lezioni di Tecnologie e Materiali per l Elettronica Danilo Manstretta danilo.manstretta@unipv.it microlab.unipv.it Outline Passive components Resistors Capacitors Inductors Printed circuits technologies
More informationRiding silicon trends into our future
Riding silicon trends into our future VLSI Design and Embedded Systems Conference, Bangalore, Jan 05 2015 Sunit Rikhi Vice President, Technology & Manufacturing Group General Manager, Intel Custom Foundry
More informationVLSI Fabrication Process
VLSI Fabrication Process Om prakash 5 th sem ASCT, Bhopal omprakashsony@gmail.com Manisha Kumari 5 th sem ASCT, Bhopal Manisha2686@gmail.com Abstract VLSI stands for "Very Large Scale Integration". This
More informationNanocomputing. Sujata saini Department of Computer Science and application, Govt. College for women, Rohtak 9068820242, 1993suzata@gmail.
pp 53 57 Krishi Sanskriti Publications http://www.krishisanskriti.org/acsit.html Nanocomputing Sujata saini Department of Computer Science and application, Govt. College for women, Rohtak 9068820242, 1993suzata@gmail.com
More informationDEFECT ANALYSIS OF QUANTUM-DOT CELLULAR AUTOMATA COMBINATIONAL CIRCUIT USING HDLQ
International Journal of Advanced Research in Engineering and Technology (IJARET) Volume 7, Issue 2, March-April 2016, pp. 148 158, Article ID: IJARET_07_02_014 Available online at http://www.iaeme.com/ijaret/issues.asp?jtype=ijaret&vtype=7&itype=2
More informationContent Map For Career & Technology
Content Strand: Applied Academics CT-ET1-1 analysis of electronic A. Fractions and decimals B. Powers of 10 and engineering notation C. Formula based problem solutions D. Powers and roots E. Linear equations
More informationIntroduction to VLSI Programming. TU/e course 2IN30. Prof.dr.ir. Kees van Berkel Dr. Johan Lukkien [Dr.ir. Ad Peeters, Philips Nat.
Introduction to VLSI Programming TU/e course 2IN30 Prof.dr.ir. Kees van Berkel Dr. Johan Lukkien [Dr.ir. Ad Peeters, Philips Nat.Lab] Introduction to VLSI Programming Goals Create silicon (CMOS) awareness
More informationSupporting information
Supporting information Ultrafast room-temperature NH 3 sensing with positively-gated reduced graphene oxide field-effect transistors Ganhua Lu 1, Kehan Yu 1, Leonidas E. Ocola 2, and Junhong Chen 1 * 1
More informationFocused Ion beam nanopatterning: potential application in photovoltaics
Focused Ion beam nanopatterning: potential application in photovoltaics Research Infrastructure: Location: FIB-Focused Ion Beam ENEA Portici (Italy) Date March, 26 2013 Speakers: Vera La Ferrara, ENEA
More informationTechnology Developments Towars Silicon Photonics Integration
Technology Developments Towars Silicon Photonics Integration Marco Romagnoli Advanced Technologies for Integrated Photonics, CNIT Venezia - November 23 th, 2012 Medium short reach interconnection Example:
More informationUltra-High Density Phase-Change Storage and Memory
Ultra-High Density Phase-Change Storage and Memory by Egill Skúlason Heated AFM Probe used to Change the Phase Presentation for Oral Examination 30 th of May 2006 Modern Physics, DTU Phase-Change Material
More informationAgenda. Michele Taliercio, Il circuito Integrato, Novembre 2001
Agenda Introduzione Il mercato Dal circuito integrato al System on a Chip (SoC) La progettazione di un SoC La tecnologia Una fabbrica di circuiti integrati 28 How to handle complexity G The engineering
More informationMcPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures
McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures Sheng Li, Junh Ho Ahn, Richard Strong, Jay B. Brockman, Dean M Tullsen, Norman Jouppi MICRO 2009
More informationThese help quantify the quality of a design from different perspectives: Cost Functionality Robustness Performance Energy consumption
Basic Properties of a Digital Design These help quantify the quality of a design from different perspectives: Cost Functionality Robustness Performance Energy consumption Which of these criteria is important
More informationWhat is Nanophysics: Survey of Course Topics. Branislav K. Nikolić
What is Nanophysics: Survey of Course Topics Branislav K. Nikolić Department of Physics and Astronomy, University of Delaware, Newark, DE 19716, U.S.A. http://wiki.physics.udel.edu/phys824 Definition of
More informationHow to Design and Build a Building Network
Logo azienda/università BC1 Le tecnologie Elettroniche e Informatiche al servizio della gestione energetica Enrico Sangiorgi Workshop Diapositiva 1 BC1 inserire i propri riferimenti Nome e Cognome relatore
More informationIntel Q3GM ES 32 nm CPU (from Core i5 660)
Intel Q3GM ES Structural Analysis For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor and electronics technology, please call
More informationHeterogeneous Sensor System on Chip
Introduction of M2M Networks Heterogeneous Sensor System on Chip Chih Ting Lin Yi Chang Lu Graduate Institute of Electronics Engineering National Taiwan University Billions of Connected Devices Applications
More informationADVANCED WAFER PROCESSING WITH NEW MATERIALS. ASM International Analyst and Investor Technology Seminar Semicon West July 15, 2015
ADVANCED WAFER PROCESSING WITH NEW MATERIALS ASM International Analyst and Investor Technology Seminar Semicon West July 15, 2015 SAFE HARBOR STATEMENTS Safe Harbor Statement under the U.S. Private Securities
More informationStatic-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology
Static-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology Nahid Rahman Department of electronics and communication FET-MITS (Deemed university), Lakshmangarh, India B. P. Singh Department
More informationWafer Manufacturing. Reading Assignments: Plummer, Chap 3.1~3.4
Wafer Manufacturing Reading Assignments: Plummer, Chap 3.1~3.4 1 Periodic Table Roman letters give valence of the Elements 2 Why Silicon? First transistor, Shockley, Bardeen, Brattain1947 Made by Germanium
More informationWhat is this course is about? Design of Digital Circuitsit. Digital Integrated Circuits. What is this course is about?
What is this course is about? Design of Digital Circuitsit Design of digital microelectronic circuits.» CMOS devices and manufacturing technology.» Digital gates. Propagation delay, noise margins, and
More informationBi-directional level shifter for I²C-bus and other systems.
APPLICATION NOTE Bi-directional level shifter for I²C-bus and other Abstract With a single MOS-FET a bi-directional level shifter circuit can be realised to connect devices with different supply voltages
More informationGaAs Switch ICs for Cellular Phone Antenna Impedance Matching
GaAs Switch ICs for Cellular Phone Antenna Impedance Matching IWATA Naotaka, FUJITA Masanori Abstract Recently cellular phones have been advancing toward multi-band and multi-mode phones and many of them
More informationNANOSCALE SCIENCE AND ENGINEERING: MATERIALS, ELECTRONICS, PHOTONICS, BIOSENSORS AND BEYOND
Inversion mode MOSFET p- pn junction Silicon film (n- type) Gate Silicon film (p- type) Gate oxide Continuing Education Program (CEP) on NANOSCALE SCIENCE AND ENGINEERING: MATERIALS, ELECTRONICS, PHOTONICS,
More informationBSEE Degree Plan Bachelor of Science in Electrical Engineering: 2015-16
BSEE Degree Plan Bachelor of Science in Electrical Engineering: 2015-16 Freshman Year ENG 1003 Composition I 3 ENG 1013 Composition II 3 ENGR 1402 Concepts of Engineering 2 PHYS 2034 University Physics
More informationDigital Design for Low Power Systems
Digital Design for Low Power Systems Shekhar Borkar Intel Corp. Outline Low Power Outlook & Challenges Circuit solutions for leakage avoidance, control, & tolerance Microarchitecture for Low Power System
More informationsemiconductor software solutions Stefan Birner
Stefan Birner Schmalkaldener Str. 34 D-80807 Munich +49-89 35 89 53 34 Stefan Birner www.nextnano.de stefan.birner@nextnano.de Goal: Business plan & Spin-off Our vision: To establish as the de facto standard
More information3D NAND Technology Implications to Enterprise Storage Applications
3D NAND Technology Implications to Enterprise Storage Applications Jung H. Yoon Memory Technology IBM Systems Supply Chain Outline Memory Technology Scaling - Driving Forces Density trends & outlook Bit
More informationPhotonic components for signal routing in optical networks on chip
15 th International Conference on Transparent Optical Networks Cartagena, Spain, June 23-27, 213 Photonic components for signal routing in optical networks on chip Vincenzo Petruzzelli, Giovanna Calò Dipartimento
More informationBi-directional FlipFET TM MOSFETs for Cell Phone Battery Protection Circuits
Bi-directional FlipFET TM MOSFETs for Cell Phone Battery Protection Circuits As presented at PCIM 2001 Authors: *Mark Pavier, *Hazel Schofield, *Tim Sammon, **Aram Arzumanyan, **Ritu Sodhi, **Dan Kinzer
More informationANN Based Modeling of High Speed IC Interconnects. Q.J. Zhang, Carleton University
ANN Based Modeling of High Speed IC Interconnects Needs for Repeated Simulation Signal integrity optimization Iterative design and re-optimization Monte-Carlo analysis Yield optimization Iterative design
More informationDEVELOPMENTS & TRENDS IN FEOL MATERIALS FOR ADVANCED SEMICONDUCTOR DEVICES Michael Corbett mcorbett@linx-consulting.com Semicon Taiwan2015
DEVELOPMENTS & TRENDS IN FEOL MATERIALS FOR ADVANCED SEMICONDUCTOR DEVICES Michael Corbett mcorbett@linx-consulting.com Semicon Taiwan2015 LINX BACKGROUND Linx Consulting 1. We help our clients to succeed
More informationChapter 7-1. Definition of ALD
Chapter 7-1 Atomic Layer Deposition (ALD) Definition of ALD Brief history of ALD ALD process and equipments ALD applications 1 Definition of ALD ALD is a method of applying thin films to various substrates
More informationHighly Scalable NAND Flash Memory Cell Design Embracing Backside Charge Storage
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.15, NO.2, APRIL, 2015 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2015.15.2.286 ISSN(Online) 2233-4866 Highly Scalable NAND Flash Memory Cell
More informationState-of-Art (SoA) System-on-Chip (SoC) Design HPC SoC Workshop
Photos placed in horizontal position with even amount of white space between photos and header State-of-Art (SoA) System-on-Chip (SoC) Design HPC SoC Workshop Michael Holmes Manager, Mixed Signal ASIC/SoC
More informationOur Embedded Dream of the Invisible Future
Our Embedded Dream of the Invisible Future Since the invention of semiconductor chips, the evolution of mankind s culture, society and lifestyle has accelerated at a pace never before experienced. Information
More informationW04 Transistors and Applications. Yrd. Doç. Dr. Aytaç Gören
W04 Transistors and Applications W04 Transistors and Applications ELK 2018 - Contents W01 Basic Concepts in Electronics W02 AC to DC Conversion W03 Analysis of DC Circuits (self and condenser) W04 Transistors
More informationAn Analysis Of Flash And HDD Technology Trends
An Analysis Of Flash And HDD Technology Trends Edward Grochowski EdwGrochowski@aol.com Computer Storage Consultant San Jose, CA 95120 Robert E. Fontana, Jr. rfontan@us.ibm.com Almaden Research Center IBM
More informationTechnology White Papers nr. 13 Paul Holister Cristina Román Vas Tim Harper
QUANTUM DOTS Technology White Papers nr. 13 Paul Holister Cristina Román Vas Tim Harper QUANTUM DOTS Technology White Papers nr. 13 Release Date: Published by Científica Científica, Ltd. www.cientifica.com
More informationCMOS, the Ideal Logic Family
CMOS, the Ideal Logic Family INTRODUCTION Let s talk about the characteristics of an ideal logic family. It should dissipate no power, have zero propagation delay, controlled rise and fall times, and have
More informationInternational Journal of Electronics and Computer Science Engineering 1482
International Journal of Electronics and Computer Science Engineering 1482 Available Online at www.ijecse.org ISSN- 2277-1956 Behavioral Analysis of Different ALU Architectures G.V.V.S.R.Krishna Assistant
More informationOn-Chip Interconnect: The Past, Present, and Future
On-Chip Interconnect: The Past, Present, and Future Professor Eby G. Friedman Department of Electrical and Computer Engineering University of Rochester URL: http://www.ece.rochester.edu/~friedman Future
More informationDigital Integrated Circuit (IC) Layout and Design
Digital Integrated Circuit (IC) Layout and Design! EE 134 Winter 05 " Lecture Tu & Thurs. 9:40 11am ENGR2 142 " 2 Lab sections M 2:10pm 5pm ENGR2 128 F 11:10am 2pm ENGR2 128 " NO LAB THIS WEEK " FIRST
More informationLow Power AMD Athlon 64 and AMD Opteron Processors
Low Power AMD Athlon 64 and AMD Opteron Processors Hot Chips 2004 Presenter: Marius Evers Block Diagram of AMD Athlon 64 and AMD Opteron Based on AMD s 8 th generation architecture AMD Athlon 64 and AMD
More informationSolar Energy Discovery Lab
Solar Energy Discovery Lab Objective Set up circuits with solar cells in series and parallel and analyze the resulting characteristics. Introduction A photovoltaic solar cell converts radiant (solar) energy
More informationArizona Institute for Renewable Energy & the Solar Power Laboratories
Arizona Institute for Renewable Energy & the Solar Power Laboratories International Photovoltaic Reliability Workshop July 29-31, Tempe AZ Christiana Honsberg, Stephen Goodnick, Stuart Bowden Arizona State
More information