ICM7216B, ICM7216D. Features, All Versions. 8-Digit, Multi-Function, Frequency Counters/Timers. Features, ICM7216B. Features, ICM7216D
|
|
- Andrew Powers
- 7 years ago
- Views:
Transcription
1 OBSOLETE PRODUCT NO RECOMMENDED REPLACEMENT ontt our Thnil Support Cntr t --INTERSIL or Dt Sht Jnury 00 ICMB, ICMD FN. -Diit, Multi-Funtion, Frquny Countrs/Timrs Th ICMB is ully intrt Timr Countrs with LED isply rivrs. Thy omin hih rquny osilltor, tims ountr, n - t ountr n lths, -smnt or, iit multiplxrs n - smnt n -iit rivrs whih irtly riv lr multiplx LED isplys. Th ountr inputs hv mximum rquny o 0MHz in rquny n unit ountr mos n MHz in th othr mos. Both inputs r iitl inputs. In mny pplitions, mpliition n lvl shitin will rquir to otin propr iitl sinls or ths inputs. Th ICMB n untion s rquny ountr, prio ountr, rquny rtio ( A / B ) ountr, tim intrvl ountr or s totlizin ountr. Th ountr uss ithr 0MHz or MHz qurtz rystl tims. For prio n tim intrvl, th 0MHz tims ivs 0.µs rsolution. In prio vr n tim intrvl vr, th rsolution n in th nnoson rn. In th rquny mo, th usr n slt umultion tims o 0.0s, 0.s, s n 0s. With 0s umultion tim, th rquny n isply to rsolution o 0.Hz in th lst siniint iit. Thr is 0.s twn msurmnts in ll rns. Th ICMD untions s rquny ountr only, s sri ov. All vrsions o th ICM inorport lin zro lnkin. Frquny is isply in khz. In th ICMB, tim is isply in µs. Th isply is multiplx t 00Hz with.% uty yl or h iit. Th ICMB n ICMD r sin or ommon tho isplys with typil pk smnt urrnts o ma. In th isply o mo, oth iit n smnt rivrs r turn o, nlin th isply to us or othr untions. Fturs, All Vrsions Funtions s rquny ountr (DC to 0MHz) Four intrnl t tims: 0.0s, 0.s, s, 0s in rquny ountr mo Dirtly rivs iits n smnts o lr multiplx LED isplys (ommon no n ommon tho vrsions) Sinl nominl V supply rquir Hihly stl osilltor, uss MHz or 0MHz rystl Intrnlly nrt iml points, intriit lnkin, lin zro lnkin n ovrlow inition Disply o mo turns o isply n puts hip into low powr mo Hol n rst inputs or itionl lxiility Fturs, ICMB Funtions lso s prio ountr, unit ountr, rquny rtio ountr or tim intrvl ountr yl, 0 yls, 00 yls, 000 yls in prio, rquny rtio n tim intrvl mos Msurs prio rom 0.µs to 0s Fturs, ICMD Diml point n lin zro nkin my xtrnlly slt Prt Numr Inormtion PART NUMBER TEMP. RANGE ( o C) PACKAGE PKG. NO. ICMBlPl - to L PDIP E. ICMDlPl - to L PDIP E. CAUTION: Ths vis r snsitiv to ltrostti ishr; ollow propr IC Hnlin Prours. --INTERSIL or -- Intrsil (n sin) is ristr trmrk o Intrsil Amris In. Copyriht Intrsil Amris In. 00. All Rihts Rsrv All othr trmrks mntion r th proprty o thir rsptiv ownrs.
2 Pinouts ICMB (PDIP) COMMON CATHODE TOP VIEW CONTROL A B HOLD FUNCTION OUTPUT DIGIT OUTPUT DIGIT OUTPUT EXT DIGIT OUTPUT DECIMAL POINT OUTPUT DIGIT OUTPUT SEG OUTPUT V SS SEG OUTPUT DIGIT OUTPUT 9 0 SEG OUTPUT DIGIT OUTPUT 0 9 SEG OUTPUT DIGIT OUTPUT DIGIT OUTPUT SEG OUTPUT RESET SEG OUTPUT RANGE SEG OUTPUT ICMD (PDIP) COMMON CATHODE TOP VIEW CONTROL A MEASUREMENT IN PROGRESS HOLD DIGIT OUTPUT OUTPUT DIGIT OUTPUT DIGIT OUTPUT EXT DIGIT OUTPUT DECIMAL POINT OUTPUT V SS SEG OUTPUT DIGIT OUTPUT SEG OUTPUT DIGIT OUTPUT 9 0 SEG OUTPUT DIGIT OUTPUT 0 9 SEG OUTPUT DIGIT OUTPUT RESET SEG OUTPUT EX. DECIMAL POINT SEG OUTPUT RANGE SEG OUTPUT
3 Funtionl Blok Dirm EXT OUTPUT SELECT REFERENCE COUNTER 0 DIGIT DECODER DRIVERS DIGIT OUTPUTS () 0 OR 0 00Hz RANGE SELECT LOGIC RANGE CONTROL LOGIC RANGE RESET STORE AND RESET LOGIC CONTROL LOGIC CONTROL A B (NOTE ) CONTROL LOGIC EN CL MAIN 0 COUNTER DATA LATCHES AND OUTPUT MUX OVERFLOW STORE LOGIC EXT (NOTE ) DECODER SEGMENT LOGIC DRIVER Q SEGMENT OUTPUTS () CONTROL LOGIC D CL MAIN FF MEASUREMENT IN PROGRESS OUTPUT (NOTE ) FUNCTION (NOTE ) FN CONTROL LOGIC HOLD NOTES:. Funtion input n input B vill on ICMB only.. Ext input n MEASUREMENT IN PROGRESS output vill on ICMD only.
4 Asolut Mximum Rtins Mximum Supply Volt ( - V SS ) V Mximum Diit Output Currnt mA Mximum Smnt Output Currnt mA Volt On Any Input or Output Trminl (Not ) ( +0.V) to (V SS -0.V) Oprtin Conitions Tmprtur Rn o C to o C Thrml Inormtion Thrml Rsistn (Typil, Not ) θ JA (o C/W) θ JC (o C/W) PDIP Pk N/A Mximum Juntion Tmprtur PDIP Pk o C Mximum Stor Tmprtur Rn o C to 0 o C Mximum L Tmprtur (Solrin 0s) o C CAUTION: Strsss ov thos list in Asolut Mximum Rtins my us prmnnt m to th vi. This is strss only rtin n oprtion o th vi t ths or ny othr onitions ov thos init in th oprtionl stions o this spiition is not impli. NOTES:. Th ICM my trir into strutiv lthup mo i ithr input sinls r ppli or th powr supply is ppli or i input or outputs r or to volts xin to V SS y mor thn 0.V.. θ JA is msur with th omponnt mount on n vlution PC or in r ir. Eltril Spiitions =.0V, V SS = 0V, T A = o C, Unlss Othrwis Spii PARAMETER TEST CONDITIONS MIN TYP MAX UNITS ICMB Oprtin Supply Currnt, I DD Disply O, Unus Inputs to V SS - ma Supply Volt Rn ( -V SS ), V SUPPLY A, B Frquny t MAX. -.0 V Mximum Frquny A, Pin, A(MAX) Fiur, Funtion = Frquny, Rtio, Unit Countr MHz Funtion = Prio, Tim Intrvl. - - MHz Mximum Frquny B, Pin, B(MAX) Fiur. - - MHz Minimum Sprtion A to B Tim Intrvl Funtion Fiur ns Mximum Osilltor Frquny n Extrnl Osilltor Frquny, MHz Minimum Extrnl Osilltor Frquny, khz Osilltor Trnsonutn, M =.V, T A = C µs Multiplx Frquny, MUX = 0MHz Hz Tim Btwn Msurmnts = 0MHz ms Input Volts: Pins,,,, Input Low Volt, V INL V Input Hih Volt, V lnh. - - V Input Rsistn to Pins,, R IN V IN = -.0V kω Input Lk Pins,,, I ILK µa Input Rn o Chn, V ln /t Supplis Wll Bypss - - mv/µs Diit Drivr: Pins,,,, 9, 0,, Low Output Currnt, I OL V OUT = V SS +.V 0 - ma Hih Output Currnt, I OH V OUT = -.V µa Smnt Drivr: Pins,,, 9, 0,,, Hih Output Currnt, I OH V OUT = -.0V ma Lk Currnt, I SLK V OUT = -.V µa Multiplx Inputs: Pins,,
5 Eltril Spiitions =.0V, V SS = 0V, T A = o C, Unlss Othrwis Spii (Continu) PARAMETER TEST CONDITIONS MIN TYP MAX UNITS Input Low Volt, V INL V Input Hih Volt, V lnh V Input Rsistn to, R IN V ln = -.V kω ICMD Oprtin Supply Currnt, I DD Disply O, Unus Inputs to V SS - ma Supply Volt Rn ( -V SS ), V SUPPLY A Frquny t MAX. -.0 V Mximum Frquny A, Pin, A(MAX) Fiur MHz Mximum Osilltor Frquny n Extrnl Osilltor Frquny, MHz Minimum Extrnl Osilltor Frquny, khz Osilltor Trnsonutn, M =.V, T A = C µs Multiplx Frquny, MUX = 0MHz Hz Tim Btwn Msurmnts = 0MHz ms Input Volts: Pins,, Input Low Volt, V INL V Input Hih Volt, V INH. - - V Input Rsistn to, Pins,, R IN V IN = -.0V kω Input Lk, Pins,, I ILK µa Output Currnt, Pin, I OL V OL = +0.V ma Output Currnt, Pin, I OH V OH = -0.V - - µa Input Rt o Chn, V ln /t Supplis Wll Bypss - - mv/µs Diit Drivr: Pins,,,,, 9, 0, Low Output Currnt, I OL V OUT = +.V 0 - ma Hih Output Currnt, I OH V OUT = -.V µa Smnt Drivr: Pins,,, 9, 0,,, Hih Output Currnt, I OH V OUT = -.0V 0 ma Lk Currnt, I SLK V OUT = -.V µa Multiplx Inputs: Pins,, Input Low Volt, V lnl V Input Hih Volt, V INH V Input Rsistn to, R ln V IN = -.0V kω
6 Timin Dirm INTERNAL STORE 0ms 0ms TO 0ms INTERNAL RESET 0ms FUNCTION: TIME INTERVAL 0ms UPDATE 90ms TO 00ms PRIMING MEASUREMENT INTERVAL UPDATE MEASUREMENT IN PROGRESS (INTERNAL ON B) A PRIMING EDGES B 0ns MIN MEASURED INTERVAL (FIRST) MEASURED INTERVAL (LAST) NOTE:. I rn is st to vnt, irst n lst msur intrvl will oini. FIGURE. WAVEFORMS FOR TIME INTERVAL MEASUREMENT (OTHERS ARE SIMILAR, BUT WITHOUT PRIMING PHASE) Typil Prormn Curvs FREQUENCY (MHz) 0 0 A (MAX) FREQUENCY UNIT COUNTER, FREQUENCY RATIO MODES A (MAX) B (MAX) PERIOD, TIME INTERVAL MODES I SEG (ma) V o C -0 o C o C T A = o C 0 -V SS (V) FIGURE. A (MAX), B (MAX) AS A FUNCTION OF SUPPLY FIGURE 0 0 -V OUT (V). TYPICAL I SEG vs -V OUT
7 Typil Prormn Curvs (Continu) 00 = V -0 o C 00 T A = o C =.V I DIGIT (ma) 0 00 o C o C I DIGIT (ma) 0 00 = V =.V V OUT (V) 0 0 V OUT (V) FIGURE. TYPICAL I DIGIT vs V OUT FIGURE. TYPICAL I DIGIT vs V OUT Dsription S A n B S A n B r iitl inputs with typil swithin thrshol o V t = V. For optimum prormn th pk-to-pk input sinl shoul t lst 0% o th supply volt n ntr out th swithin volt. Whn ths inputs r in rivn rom TTL loi, it is sirl to us pullup rsistor. Th iruit ounts hih to low trnsitions t oth inputs. ( B is vill only on lcmb). Not tht th mplitu o th input shoul not x th vi supply (ov th n low th V SS ) y mor thn 0.V, othrwis th vi my m. Multiplx Inputs Th FUNCTION, RANGE, CONTROL n EXTERNAL DECIMAL POINT inputs r tim multiplx to slt th untion sir. This is hiv y onntin th pproprit Diit rivr output to th inputs. Th untion, rn n ontrol inputs must stl urin th lst hl o h iit output, (typilly µs). Th multiplx inputs r tiv low or th ommon tho lcmb n lcmd.. TABLE. MULTIPLEXED FUNCTIONS FUNCTION DIGIT FUNCTION Frquny (Pin, lcmb Only) Prio D Frquny Rtio Tim Intrvl D Unit Countr D Osilltor Frquny RANGE, Pin 0.0s/ Cyl 0.s/0 Cyls s/00 Cyls 0s/K Cyls D CONTROL, Pin Disply O D n Hol Disply Tst D MHz Slt Extrnl Osilltor Enl Extrnl Diml Point Enl Extrnl (Pin, ICMD Only) Diml point is output or sm iit tht is onnt to this input. Nois on th multiplx inputs n us impropr oprtion. This is prtiulrly tru whn th unit ountr mo o oprtion is slt, sin hns in volt on th iit rivrs n pitivly oupl throuh th LED ios to th multiplx inputs. For mximum nois immunity, rsistor shoul pl in sris with th multiplx inputs s shown in th pplition iruits. Tl shows th untions slt y h iit or ths inputs.
8 9. A.V 0.V 0ns MIN COUNTED TRANSITIONS 0ns MIN t r = t = 0ns FIGURE. WAVEFORM FOR GUARANTEED MINIMUM A (MAX) FUNCTION = FREQUENCY, FREQUENCY RATIO, UNIT COUNTER A OR B.V 0.V 0ns MIN MEASURED INTERVAL 0ns MIN t r = t = 0s FIGURE. WAVEFORM FOR GUARANTEED MINIMUM B (MAX) AND A (MAX) FOR FUNCTION = PERIOD AND TIME INTERVAL Funtion Input Th six untions tht n slt r: Frquny, Prio, Tim Intrvl, Unit Countr, Frquny Rtio n Osilltor Frquny. This input is vill on th lcmb only. Th implmnttion o irnt untions is on y routin th irnt sinls to two ountrs, ll Min Countr n Rrn Countr. A simplii lok irm o th vi or untions rliztion is shown in Fiur. Tl shows whih sinls will rout to h ountr in irnt ss. Th output o th Min Countr is th inormtion whih os to th isply. Th Rrn Countr ivis its input y, 0, 00 n 000. On o ths outputs will slt throuh th rn sltor n riv th nl input o th Min Countr. This mns tht th Rrn Countr, lon with its ssoit loks, irts th Min Countr to in ountin n trmins th lnth o th ountin prio. Not tht Fiur os not show th omplt untionl irm (S th Funtionl Blok Dirm). Atr th n o h ountin prio, th output o th Min Countr will lth n isply, thn th ountr will rst n nw msurmnt yl will in. Any hn in th FUNCTION will stop th prsnt msurmnt without uptin th isply n thn initit nw msurmnt. This prvnts n rronous irst rin tr th FUNCTION is hn. In ll ss, th -0 trnsitions r ount or tim. INTERNAL CONTROL INTERNAL CONTROL 00Hz A B SELECTOR CLOCK REFERENCE COUNTER INTERNAL CONTROL INTERNAL CONTROL RANGE SELECTOR INTERNAL OR EXTERNAL ILLATOR A SELECTOR ENABLE CLOCK MAIN COUNTER FIGURE. SIMPLIFIED BLOCK DIAGRAM OF FUNCTIONS IMPLEMENTATION FUNCTION TABLE. B ROUTING MAIN COUNTER REFERENCE COUNTER Frquny ( A ) Input A 00Hz (Osilltor 0 or 0 ) Prio (t A ) Osilltor Input A Rtio ( A / B ) Input A Input B FUNCTION Tim Intrvl (A B) Unit Countr (Count A) TABLE. B ROUTING MAIN COUNTER Osilltor Input A REFERENCE COUNTER Input A Input B Not Applil Os. Frq. Osilltor 00Hz (Osilltor 0 or ( ) 0 )
9 Frquny - In this mo input A is ount y th Min Countr or pris prio o tim. This tim is trmin y th tim s osilltor n th slt rn. For th 0MHz (or MHz) tim s, th rsolutions r 00Hz, 0Hz, Hz n 0.Hz. Th iml point on th isply is st or khz rin. Prio - In this mo, th tims osilltor is ount y th Min Countr or th urtion o, 0, 00 or 000 (rn slt) prios o th sinl t input A. A 0MHz tims ivs rsolutions o 0.µs to 0.000µs or 000 prios vrin. Not tht th mximum input rquny or prio msurmnt is.mhz. Frquny Rtio - In this mo, th input A is ount y th Min Countr or th urtion o, 0, 00 or 000 (rn slt) prios o th sinl t input B. Th rquny t input A shoul hihr thn input B or mninul rsult. Th rsult in this s is unitlss n its rsolution n o up to thr iits tr iml point. Tim Intrvl - In this mo, th tims osilltor is ount y th Min Countr or th urtion o -0 trnsition o input A until -0 trnsition o input B. This mns input A strts th ountin n input B stops it. I othr rns, xpt 0.0s/ yl r slt th squn o input A n B trnsitions must hppn 0, 00 or 000 tims until th isply oms upt; not this whn msurin lon tim intrvls to iv nouh tim or msurmnt ompltion. Th rsolution in this mo is th sm s or prio msurmnt. S th Tim Intrvl Msurmnt stion lso. Unit Countr - In this mo, th Min Countr is lwys nl. Th input A is ount y th Min Countr n isply ontinuously. Osilltor Frquny - In this mo, th vi mks rquny msurmnt on its tims. This is sl tst mo or vi untionlity hk. For 0MHz tims th isply will show , , n Ovrlow in irnt rns. Rn Input Th RANGE slts whthr th msurmnt prio is m or, 0, 00 or 000 ounts o th Rrn Countr. As it is shown in Tl, this ivs irnt ountin winows or rquny msurmnt n vrious yls or othr mos o msurmnt. In ll untionl mos xpt Unit Countr, ny hn in th RANGE will stop th prsnt msurmnt without uptin th isply n thn initit nw msurmnt. This prvnts n rronous irst rin tr th RANGE is hn. Control Input Unlik th othr multiplx inputs, to whih only on o th iit outputs n onnt t tim, this input n ti to irnt iit lins to slt omintion o ontrols. In this s, isoltion ios must us in iit lins to voi rosstlk twn thm (s Fiur ). Th irtion o ios pns on th vi vrsion, ommon no or ommon tho. For mximum nois immunity t this input, in ition to th 0K rsistor whih ws mntion or, 9pF to 00pF pitor shoul lso pl twn this input n th or V SS (S Fiur ). Disply O - To isl th isply rivrs, it is nssry to ti th D lin to th CONTROL n hv th HOLD input t. Whil in Disply O mo, th smnts n iit rivrs r ll o, lvin th isply lins lotin, so th isply n shr with othr vis. In this mo, th osilltor ontinus to run with typil supply urrnt o.ma with 0MHz rystl, ut no msurmnts r m n multiplx inputs r intiv. A nw msurmnt yl will initit whn th HOLD input is swith to V SS. Disply Tst - Disply will turn on with ll th iits showin s n ll iml points on. Th isply will lnk i Disply O is slt t th sm tim. MHz Slt - Th MHz slt mo llows us o MHz rystl with th sm iit multiplx rt n tim twn msurmnt s with 0MHz rystl. This is on y iviin th osilltor rquny y 0 rthr thn 0. Th iml point is lso shit on iit to th riht in prio n tim intrvl, sin th lst siniint iit will in µs inrmnt rthr thn 0.µs inrmnt. Extrnl Osilltor Enl - In this mo, th sinl t EXT is us s tims inst o th on-or rystl osilltor (uilt roun th, OUTPUT inputs). This input n us or n xtrnl stl tmprtur ompnst rystl osilltor or or spil msurmnts with ny xtrnl sour. Th onor rystl osilltor ontinus to work whn th xtrnl osilltor is slt. This is nssry to voi hn-up prolms, n hs no t on th hip's untionl oprtion. I th on-or osilltor rquny is lss thn MHz or only th xtrnl osilltor is us, th must onnt to th EXT proviin th tims hs nouh volt swin or (S Eltril Spiitions). I th xtrnl tims is TTL lvl pullup rsistor must us or. Th othr wy is to put MΩ rsistor twn n OUTPUT n pitivly oupl th EXT to. This will is th t its thrshol n th riv volt will n to only V P-P. Th xtrnl tims rquny must rtr thn 00kHz or th hip will rst itsl to nl th on-or osilltor. Extrnl Diml Point Enl - In this mo, th EX is nl (lcmd only). A iml point will isply or th iit tht its output lin is onnt to this 9
10 input (EX ). Diit shoul not us sin it will ovrri th ovrlow output. Lin zro lnkin is tiv or th iits to th lt o slt iml point. Hol Input Expt in th unit ountr mo, whn th HOLD input is t, ny msurmnt in prorss (or STORE os low) is stopp, th min ountr is rst n th hip is hl ry to initit nw msurmnt s soon s HOLD os low. Th lths whih hol th min ountr t r not upt, so th lst omplt msurmnt is isply. In unit ountr mo whn HOLD input is t, th ountr is not stopp or rst, ut th isply is rozn t tht instntnous vlu. Whn HOLD os low th ount ontinus rom th nw vlu in th nw ountr. RESET Input Th RESET input rsts th min ountr, stops ny msurmnt in prorss, n nls th min ountr lths, rsultin in n ll zro output. A pitor to roun will prvnt ny hn-ups on powr-up. MEASUREMENT IN PROGRESS This output is provi in lcmd. It stys low urin msurmnts n os hih or intrvls twn msurmnts. It is provi or systm intrin n n riv low powr Shottky TTL or on ECL lo i th ECL vi is powr rom th sm supply s lcmd. Diml Point Position Tl shows th iml point position or irnt mos o lcm oprtion. Not tht th iit is th lst siniint iit. Tl is or 0MHz tims rquny. Ovrlow Inition Whn ovrlow hppns in ny msurmnt it will init on th iml point o th iit. A sprt LED initor n us. Fiur 9 shows how to onnt this initor. FIGURE 9. SEGMENT IDENTIFICATION AND DISPLAY FONT Ovrlow will init on th iml point output o iit. A sprt LED ovrlow initor n onnt s ollows: DEVICE CATHODE ANODE ICMB/D D Diml Point Tim Intrvl Msurmnt Whn in th tim intrvl mo n msurin sinl vnt, th lcmb must irst prim prior to msurin th vnt o intrst. This is on y irst nrtin ntiv oin on Chnnl A ollow y ntiv oin on Chnnl B to strt th msurmnt intrvl. Th inputs r thn prim ry or th msurmnt. Positiv oin s on A n B, or or tr th primin, will n to rstor th oriinl onition. Primin n sily omplish usin th iruit in Fiur 0 (nxt p). TABLE. DECIMAL POINT POSITIONS RANGE FREQUENCY PERIOD FREQUENCY RATIO TIME INTERVAL UNIT COUNTER ILLATOR FREQUENCY 0.0s/ Cyl 0.s/0 Cyl s/00 Cyl D D D D 0s/K Cyl D D D D D 0
11 N.O. Followin th primin prour (whn in sinl vnt or yl rn) th vi is ry to msur on (only) vnt. Whn timin rptitiv sinls, it is not nssry to prim th lcmb s th irst ltrntin sinl stts utomtilly prim th vi. S Fiur. Durin ny tim intrvl msurmnt yl, th lcmb rquir 00ms ollowin B oin low to upt ll intrnl loi. A nw msurmnt yl will not tk pl until ompltion o this intrnl upt tim. Osilltor Consirtions Th osilltor is hih in CMOS invrtr. An xtrnl rsistor o 0MΩ to MΩ shoul onnt twn th illtor n OUTPUT to provi isin. Th osilltor is sin to work with prlll rsonnt 0MHz qurtz rystl with stti pitn o pf n sris rsistn o lss thn Ω. For spii rystl n lo pitn, th rquir M n lult s ollows: C IN C OUT whr C L = C IN + C OUT C O = Crystl Stti Cpitn R S = Crystl Sris Rsistn C IN = Input Cpitn C OUT = Output Cpitn ω = π PRIME 00K N9 SIGNAL A SIGNAL B 0K 0.µF A B 0K V SS V SS V SS DEVICE TYPE CD09B Invrtin Bur CD00B Exlusiv - OR 0nF FIGURE 0. PRIMING CIRCUIT, SIGNALS A AND B BOTH HIGH OR LOW M ω C IN C OUT R S C O = C L Th rquir M shoul not x 0% o th M spii or th lcm to insur rlil strtup. Th illtor n OUTPUT pins h ontriut out pf to C IN n C OUT. For mximum stility o rquny, C IN n C OUT shoul pproximtly twi th spii rystl stti pitn. In ss whr non prslrs r us it my sirl to us rystl whih is nithr 0MHz or MHz. In tht s oth th multiplx rt n tim twn msurmnts will irnt. Th multiplx rt is MUX = or 0MHz mo n or 0 MUX = th MHz mo. Th tim twn msurmnts is in th 0MHz mo n in th MHz mo. Th rystl n osilltor omponnts shoul lot s los to th hip s prtil to minimiz pikup rom othr sinls. Couplin rom th EXTERNAL lllator to th lllator OUTPUT or n us unsirl shits in osilltor rquny. Disply Consirtions Th isply is multiplx t 00Hz rt with iit tim o µs. An intriit lnkin tim o µs is us to prvnt isply hostin (int isply o t rom prvious iit suprimpos on th nxt iit). Lin zro lnkin is provi, whih lnks th lt hn zros tr iml point or ny non zro iits. Diits to th riht o th iml point r lwys isply. Th lin zro lnkin will isl whn th Min Countr ovrlows. Th lcmb n lcmd r sin to riv ommon tho isplys t pk urrnt o ma/smnt usin isplys with V F =.V t ma. Rsistors n in sris with th smnt rivrs to limit th isply urrnt in vry iint isplys, i rquir. Th Typil Prormn Curvs show th iit n smnt urrnts s untion o output volt. To t itionl rihtnss out o th isplys, my inrs up to.0v. Howvr, r shoul tkn to s tht mximum powr n urrnt rtins r not x. Th smnt n iit outputs in lcms r not irtly omptil with ithr TTL or CMOS loi whn rivin LEDs. Thror, lvl shitin with isrt trnsistors my rquir to us ths outputs s loi sinls. Aury In Univrsl Countr rystl rit n quntiztion ts us rrors. In rquny, prio n tim intrvl mos, sinl riv rom th osilltor is us in ithr th Rrn Countr or Min Countr. Thror, in ths mos n rror in th osilltor rquny will us n intil rror in th msurmnt. For instn, n osilltor tmprtur oiint o 0 will us PPM msurmnt rror o 0 o PPM C o C
12 In ition, thr is quntiztion rror inhrnt in ny iitl msurmnt o ± ount. Clrly this rror is ru y isplyin mor iits. In th rquny mo th mximum ury is otin with hih rquny inputs n in prio mo mximum ury is otin with low rquny inputs (s n sn in Fiur ). In tim intrvl msurmnts thr n n rror o ount pr intrvl. As rsult thr is th sm inhrnt ury in ll rns s shown in Fiur. In rquny rtio msurmnt n mor urtly otin y vrin ovr mor yls o B s shown in Fiur. 0 FREQUENCY MEASURE 0 MAXIMUM NUMBER OF SIGNIFICANT DIGITS 0.0s 0.s s 0s CYCLE 0 CYCLES 0 CYCLES 0 CYCLES PERIOD MEASURE = 0MHz FREQUENCY (Hz) MAXIMUM NUMBER OF SIGNIFICANT DIGITS MAXIMUM TIME INTERVAL FOR 0 INTERVALS 0 0 MAXIMUM TIME INTERVAL FOR 0 INTERVALS MAXIMUM TIME INTERVAL FOR 0 INTERVALS TIME INTERVAL (µs) FIGURE. MAXIMUM ACCURACY OF FREQUENCY AND PERIOD MEASUREMENTS DUE TO LIMITATIONS OF QUANTIZATION ERRORS FIGURE. MAXIMUM ACCURACY OF TIME INTERVAL MEASUREMENT DUE TO LIMITATIONS OF QUANTIZATION ERRORS MAXIMUM NUMBER OF SIGNIFICANT DIGITS 0 RANGE CYCLE 0 CYCLES 0 CYCLES 0 CYCLES A / B FIGURE. MAXIMUM ACCURACY FOR FREQUENCY RATIO MEASUREMENT DUE TO LIMITATION OF QUANTIZATION ERRORS
13 Tst Ciruit FUNCTION GENERATOR A DISPLAY BLANK DISPLAY TEST MHz EXT TEST F P FR TI. U.C. O.F. FUNCTION GENERATOR FUNCTION 0K D D D RESET B 9 0 ICMA 00pF 0 9 HOLD D D D D D.0/./0 /00 0/K LED OVERFLOW INDICATOR D D D D D D MΩ 9pF 0MHz CRYSTAL D RANGE 9pF TYP D D D EXT TYPICAL CRYSTAL SPECS: F = 0MHz PARALLEL RESONANCE C L = pf R S = <Ω N9s FIGURE. TEST CIRCUIT (ICMA SHOWN, OTHERS SIMILAR) Typil Applitions Th lcm hs n sin or us in wi rn o Univrsl n Frquny ountrs. In mny ss, prslrs will rquir to ru th input rqunis to unr 0MHz. Bus A n B r iitl inputs, itionl iruitry is otn rquir or input urin, mpliition, hystrsis, n lvl shitin to otin oo iitl sinl. Th lcmb n us s minimum omponnt omplt Univrsl Countr s shown in Fiur. This iruit n us input rqunis up to 0MHz t A n MHz t B. I th sinl t A hs vry low uty yl it my nssry to us LS monostl multivirtor or similr iruit to strth th input puls with to l to urnt tht it is t lst 0ns in urtion. To msur rqunis up to 0MHz th iruit o Fiur n us. To otin th orrt msur vlu, it is nssry to ivi th osilltor rquny y our s wll s th input rquny. In oin this th tim twn msurmnts is lso lnthn to 00ms n th isply multiplx rt is rs to Hz. I th input rquny is prsl y tn, thn th osilltor n rmin t 0MHz or MHz, ut th iml point must mov on iit to th riht. Fiur shows rquny ountr with 0 prslr n n lcma. Sin thr is no xtrnl iml point ontrol with th lcmb, th iml point my ontroll xtrnlly with itionl rivrs s shown in Fiur. Altrntivly, i sprt nos r vill or th iml points, thy n wir up to th jnt iit nos. Not tht thr n on zro to th lt o th iml point sin th intrnl lin zro lnkin nnot hn. In Fiur itionl loi hs n to ount th input irtly in prio mo or mximum ury. In Fiurs n, A oms rom Q C o th prslr rthr thn Q D to otin n input uty yl o 0%.
14 A DISPLAY BLANK DISPLAY TEST EXT ENABLE HOLD 00pF 9pF TYP CONTROL SWITCHES F P F.R. T.I. U.C. O.F. B D D D FUNCTION 0.µF RESET D D D D D 9 0 ICMB kΩ RANGE MΩ D 0MHz CRYSTAL 9pF SEGMENT DRIVERS N9s SEC CYCLES D 0.0 K D D EXT DIGIT DRIVERS COMMON CATHODE LED DISPLAY D D D D D D LED OVERFLOW INDICATOR FIGURE. 0MHz UNIVERSAL COUNTER
15 A J CL K P Q / LS Q C V+ 0 P K CL J / LS Q Q 9 C kω EXT ENABLE DISPLAY DISPLAY OFF TEST HOLD 9pF 9pF 00pF 00kΩ 0.µF D D D D 9 0 ICMD 0 9 MΩ.MHz CRYSTAL D D N9s EXT RESET LED OVERFLOW INDICATOR D D COMMON CATHODE LED DISPLAY D RANGE D D D D D OVERFLOW INDICATOR FIGURE. 0MHz FREQUENCY COUNTER
16 B A DISPLAY TEST CK CK QA QC LS90 OR C90 F P F.R. kω 0.µF RESET CK CK D QA QC C pF ICMA kω 0 9 D D D D D HOLD COMMON ANODE LED DISPLAY RANGE D MΩ 9pF 0MHz CRYSTAL D 0pF TYP D D D D D D kω N9 D kω N V SS 0Ω LED OVERFLOW INDICATOR FIGURE. 00MHz MULTIFUNCTION COUNTER
17 A C90 CK CK QA OC LS00 kω kω 00pF HOLD 00kΩ 9pF 9pF TYP N FUNCTION SWITCH OPEN: FREQ. CLOSED: PERIOD RESET 0.µF CONT CD0 CONT D V ICMA 0 9 D D D D D COMMON ANODE LED DISPLAY RANGE D MΩ 0MHz CRYSTAL D LED OVERFLOW D INDICATOR D D D D D N kω V SS kω N kω V SS 0Ω FIGURE. 00MHz FREQUENCY, MHz PERIOD COUNTER
18 Dul-In-Lin Plsti Pks (PDIP) ICMB, ICMD INDEX AREA BASE PLANE SEATING PLANE B -C- -A- N N/ B D E NOTES:. Controllin Dimnsions: INCH. In s o onlit twn Enlish n Mtri imnsions, th inh imnsions ontrol.. Dimnsionin n tolrnin pr ANSI Y.M-9.. Symols r in in th MO Sris Symol List in Stion. o Pulition No. 9.. Dimnsions A, A n L r msur with th pk st in JEDEC stin pln u GS-.. D,, n E imnsions o not inlu mol lsh or protrusions. Mol lsh or protrusions shll not x 0.00 inh (0.mm).. E n A r msur with th ls onstrin to prpniulr to tum -C-.. B n C r msur t th l tips with th ls unonstrin. C must zro or rtr.. B mximum imnsions o not inlu mr protrusions. Dmr protrusions shll not x 0.00 inh (0.mm). 9. N is th mximum numr o trminl positions. 0. Cornr ls (, N, N/ n N/ + ) or E., E., E., E., E. will hv B imnsion o inh (0. -.mm). -B- A 0.00 (0.) M C A A L B S A C E C L A C B E. (JEDEC MS-0-AB ISSUE B) LEAD DUAL-IN-LINE PLASTIC PACKAGE INCHES MILLIMETERS SYMBOL MIN MAX MIN MAX NOTES A A A B B C D E E BSC. BSC - A 0.00 BSC. BSC B L N 9 Rv. /00 All Intrsil U.S. prouts r mnutur, ssml n tst utilizin ISO9000 qulity systms. Intrsil Corportion s qulity rtiitions n viw t Intrsil prouts r sol y sription only. Intrsil Corportion rsrvs th riht to mk hns in iruit sin, sotwr n/or spiitions t ny tim without noti. Aorinly, th rr is ution to vriy tht t shts r urrnt or plin orrs. Inormtion urnish y Intrsil is liv to urt n rlil. Howvr, no rsponsiility is ssum y Intrsil or its susiiris or its us; nor or ny inrinmnts o ptnts or othr rihts o thir prtis whih my rsult rom its us. No lins is rnt y implition or othrwis unr ny ptnt or ptnt rihts o Intrsil or its susiiris. For inormtion rrin Intrsil Corportion n its prouts, s
Schedule C. Notice in terms of Rule 5(10) of the Capital Gains Rules, 1993
(Rul 5(10)) Shul C Noti in trms o Rul 5(10) o th Cpitl Gins Ruls, 1993 Sttmnt to sumitt y trnsror o shrs whr thr is trnsr o ontrolling intrst Prt 1 - Dtils o Trnsror Nm Arss ROC No (ompnis only) Inom Tx
More informationReading. Minimum Spanning Trees. Outline. A File Sharing Problem. A Kevin Bacon Problem. Spanning Trees. Section 9.6
Rin Stion 9.6 Minimum Spnnin Trs Outlin Minimum Spnnin Trs Prim s Alorithm Kruskl s Alorithm Extr:Distriut Shortst-Pth Alorithms A Fil Shrin Prolm Sy unh o usrs wnt to istriut il monst thmslvs. Btwn h
More informationSEE PAGE 2 FOR BRUSH MOTOR WIRING SEE PAGE 3 FOR MANUFACTURER SPECIFIC BLDC MOTOR WIRING EXAMPLES A
0V TO 0V SUPPLY +0V TO +0V RS85 ONVRTR 9 TO OM PORT ON P TO P OM PORT US 9600 U 8IT, NO PRITY, STOP, NO FLOW TRL. OPTO SNSOR # +0V TO +0V RS85 RS85 OPTO SNSOR # PHOTO TRNSISTOR OPTO SNSOR # L TO OTHR Z
More informationWhere preparation meets opportunity. My Academic Planner. Early Academic Outreach Program (EAOP)
Whr prprtion mts opportunity. My Ami Plnnr Erly Ami Outrh Prorm (EAOP) Follow this 4-stp pln to prpr or mission to th Univrsity o Cliorni (UC), Cliorni Stt Univrsity (CSU) n mny inpnnt olls with similr
More informationCD4013BC Dual D-Type Flip-Flop
CD4013BC Dual D-Type Flip-Flop General Description The CD4013B dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors.
More informationSEE PAGE 2 FOR BRUSH MOTOR WIRING SEE PAGE 3 FOR MANUFACTURER SPECIFIC BLDC MOTOR WIRING EXAMPLES
V TO 0V SUPPLY TO P OM PORT GROUN +0V TO +0V RS85 ONVRTR 9 TO OM PORT ON P US 9600 U 8IT, NO PRITY, STOP, NO FLOW TRL. NOT: INSTLL SHORTING JUMPR ON FOR V-5V OPRTION. JUMPR MUST RMOV FOR VOLTGS >5V TO
More informationA122 MARION COUNTY HEALTH BUILDING HVAC, GLAZING AND LIGHTING RENOVATION 75% DOCUMENTS 08/31/2015
7 ' 7 /" ' " ' /" ' 9 /" ' 0" ' 0" ' 0" ' 0" ' " ' /" 0 NRL SHT NOTS IL VRIY XISTIN PRIOR TO WORK N NOTIY RHITT/NINR O ISRPNIS TWN RWINS N XISTIN ONITIONS. 0 0 0 PTH LOTIONS N IR PROOIN WHR XISTIN WLLS
More informationICL232. +5V Powered, Dual RS-232 Transmitter/Receiver. Description. Features. Ordering Information. Applications. Functional Diagram.
ICL August V Powered, Dual RS Transmitter/Receiver Features Meets All RSC and V. Specifications Requires Only Single V Power Supply Onboard Voltage Doubler/Inverter Low Power Consumption Drivers ±V Output
More informationCD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset
October 1987 Revised March 2002 CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset General Description The CD4027BC dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits
More informationDM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs
DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits
More informationCD4013BC Dual D-Type Flip-Flop
Dual D-Type Flip-Flop General Description The CD4013B dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit cotructed with N- and P-channel enhancement mode traistors. Each
More informationICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram
Quad PLL with VCXO Quick Turn Clock Description The ICS379 QTClock TM generates up to 9 high quality, high frequency clock outputs including a reference from a low frequency pullable crystal. It is designed
More informationCompactPCI Connectors acc. to PIGMG 2.0 Rev. 3.0
Ctlog E 074486 08/00 Eition ComptPCI Conntors. to PIGMG.0 Rv. 3.0 Gnrl Lt in 999 PCI Inustril Computr Mnufturrs Group (PICMG) introu th nw rvision 3.0 of th ComptPCI Cor Spifition. Vrsion 3.0 of this spifition
More informationCD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop
Hex D-Type Flip-Flop Quad D-Type Flip-Flop General Description The CD40174BC consists of six positive-edge triggered D- type flip-flops; the true outputs from each flip-flop are externally available. The
More informationHow To Power A Power Supply On A Microprocessor (Mii) Or Microprocessor Power Supply (Miio) (Power Supply) (Microprocessor) (Miniio) Or Power Supply Power Control (Power) (Mio) Power Control
November 200 HI-010, HI-110 CMOS High oltage Display Driver GENERAL DESCRIPTION PIN CONFIGURATION (Top iew) The HI-010 & HI-110 high voltage display drivers are constructed of MOS P Channel and N Channel
More informationCA3420. Features. 0.5MHz, Low Supply Voltage, Low Input Current BiMOS Operational Amplifier. Applications. Functional Diagram. Ordering Information
CA Data Sheet October, FN.9.MHz, Low Supply Voltage, Low Input Current BiMOS Operational Amplifier The CA is an integrated circuit operational amplifier that combines PMOS transistors and bipolar transistors
More informationUses for Binary Trees -- Binary Search Trees
CS122 Algorithms n Dt Struturs MW 11:00 m 12:15 pm, MSEC 101 Instrutor: Xio Qin Ltur 10: Binry Srh Trs n Binry Exprssion Trs Uss or Binry Trs Binry Srh Trs n Us or storing n rtriving inormtion n Insrt,
More informationAdvancedTCA Connectors acc. to PICMG 3.0
AvnTCA Conntors. to PICMG 3.0 ERNI is nxious to support ustomrs xtnsivly n is rully ompltin t prout rn or intronnt pltorms. Tis lso inlus t ATCA (Avn Tlom Computin Arittur) stnr. Tis stnr (lso known s
More information1 pc Charge Injection, 100 pa Leakage CMOS 5 V/5 V/3 V 4-Channel Multiplexer ADG604
a FEATURES 1 pc Charge Injection (Over the Full Signal Range) 2.7 V to 5.5 V ual Supply 2.7 V to 5.5 ingle Supply Automotive Temperature Range: 4 C to +125 C 1 pa Max @ 25 C Leakage Currents 85 Typ On
More information74LS193 Synchronous 4-Bit Binary Counter with Dual Clock
74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is provided by having all flip-flops
More information11 + Non-verbal Reasoning
Prti Tst + Non-vrl Rsoning R th instrutions rfully. Do not gin th tst or opn th ooklt until tol to o so. Work s quikly n s rfully s you n. Cirl th orrt lttr from th options givn to nswr h qustion. You
More informationICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS514 Description The ICS514 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output from a 14.31818 MHz crystal or clock input. The name LOCO stands for
More informationOracle PL/SQL Programming Advanced
Orl PL/SQL Progrmming Avn In orr to lrn whih qustions hv n nswr orrtly: 1. Print ths pgs. 2. Answr th qustions. 3. Sn this ssssmnt with th nswrs vi:. FAX to (212) 967-3498. Or. Mil th nswrs to th following
More informationLTC1390 8-Channel Analog Multiplexer with Serial Interface U DESCRIPTIO
FEATRES -Wire Serial Digital Interface Data Retransmission Allows Series Connection with Serial A/D Converters Single V to ±V Supply Operation Analog Inputs May Extend to Supply Rails Low Charge Injection
More informationData Sheet January 2001. Features. Pinout. NUMBER OF BITS LINEARITY (INL, DNL) TEMP. RANGE ( o C) PACKAGE PKG. NO.
TM AD753, Data Sheet January 00 FN305. 8Bit, 0Bit Multiplying D/A Converters The AD753 and are monolithic, low cost, high performance, 8bit and 0bit accurate, multiplying digitaltoanalog converter (DAC),
More informationcss Custom Silicon Solutions, Inc.
css Custom Silicon Solutions, Inc. GENERAL PART DESCRIPTION The is a micropower version of the popular timer IC. It features an operating current under µa and a minimum supply voltage of., making it ideal
More informationSPREAD SPECTRUM CLOCK GENERATOR. Features
DATASHEET ICS7152 Description The ICS7152-01, -02, -11, and -12 are clock generators for EMI (Electro Magnetic Interference) reduction (see below for frequency ranges and multiplier ratios). Spectral peaks
More informationICS650-44 SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS650-44 Description The ICS650-44 is a spread spectrum clock synthesizer intended for video projector and digital TV applications. It generates three copies of an EMI optimized 50 MHz clock
More informationTS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:
Low-power single CMOS timer Description Datasheet - production data The TS555 is a single CMOS timer with very low consumption: Features SO8 (plastic micropackage) Pin connections (top view) (I cc(typ)
More informationTRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features
DATASHEET ICS280 Description The ICS280 field programmable spread spectrum clock synthesizer generates up to four high-quality, high-frequency clock outputs including multiple reference clocks from a low-frequency
More informationSKILL TEST IR(H) HELICOPTER SE ME Application and report form A. Udfyldes af ansøgeren/to be filled out by the applicant:
SKILL TEST IR(H) HELICOPTER SE ME Applition n rport orm A. Uyls nsørn/to ill out y th pplint: CPR-nr./Dt o Birth: Crtiikt nr./lin no.: (I ny) Ustn Stt/Stt o Lin Issu: Fornvn/First nm(s): Etrnvn/Lst nm:
More informationCD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches
CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches General Description The CD4043BC are quad cross-couple 3-STATE CMOS NOR latches, and the CD4044BC are quad cross-couple 3- STATE
More informationNTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential
More informationRevised Conditions (January 2009) LLOYDS BANKING GROUP SHARE ISA CONDITIONS
Rvis Conitions (Jnury 2009) LLOYDS BANKING GROUP SHARE ISA CONDITIONS Contnts 1 Who r th prtis?... 2 Wht o wors n phrss in ol typ mn?... 3 Whn i my pln strt?... 4 How o I invst in my pln?... 5 Who owns
More informationPIN CONFIGURATION FEATURES ORDERING INFORMATION ABSOLUTE MAXIMUM RATINGS. D, F, N Packages
DESCRIPTION The µa71 is a high performance operational amplifier with high open-loop gain, internal compensation, high common mode range and exceptional temperature stability. The µa71 is short-circuit-protected
More informationHI-200, HI-201. Features. Dual/Quad SPST, CMOS Analog Switches. Applications. Ordering Information. Functional Diagram FN3121.9
Data Sheet FN3121.9 Dual/Quad SPST, CMOS Analog Switches HI-200/HI-201 (dual/quad) are monolithic devices comprising independently selectable SPST switches which feature fast switching speeds (HI-200 240ns,
More informationMM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop
3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT373 octal D-type latches and MM74HCT374 Octal D-type flip flops advanced silicongate CMOS technology, which provides
More informationBack left Back right Front left Front right. Blue Shield of California. Subscriber JOHN DOE. a b c d
Smpl ID r n sription o trms Bk lt Bk right Front lt Front right Provirs: Pls il ll lims with your lol BluCross BluShil lins in whos srvi r th mmr riv srvis or, whn Mir is primry, il ll Mir lims with Mir.
More informationDM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock
September 1986 Revised March 2000 DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation
More informationCD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate
CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate General Description The CD4001BC and CD4011BC quad gates are monolithic complementary MOS (CMOS) integrated
More informationHigh Common-Mode Rejection. Differential Line Receiver SSM2141. Fax: 781/461-3113 FUNCTIONAL BLOCK DIAGRAM FEATURES. High Common-Mode Rejection
a FEATURES High Common-Mode Rejection DC: 00 db typ 60 Hz: 00 db typ 20 khz: 70 db typ 40 khz: 62 db typ Low Distortion: 0.00% typ Fast Slew Rate: 9.5 V/ s typ Wide Bandwidth: 3 MHz typ Low Cost Complements
More informationDM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs
August 1986 Revised March 2000 DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary General Description This device contains two independent negative-edge-triggered
More informationDM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control
August 1986 Revised February 1999 DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control General Description The DM74LS191 circuit is a synchronous, reversible, up/ down counter. Synchronous operation
More informationCD74HC4046A, CD74HCT4046A
February 99 SEMICONDUCTOR CD7HC6A, CD7HCT6A High-Speed CMOS Logic Phase-Locked-Loop with VCO Features Operating Frequency Range - Up to MHz (Typ) at = 5V - Minimum Center Frequency of MHz at Choice of
More informationHT9170 DTMF Receiver. Features. General Description. Selection Table
DTMF Receiver Features Operating voltage: 2.5V~5.5V Minimal external components No external filter is required Low standby current (on power down mode) General Description The HT9170 series are Dual Tone
More informationAlgorithmic Aspects of Access Networks Design in B3G/4G Cellular Networks
Algorithmi Aspts o Ass Ntworks Dsign in BG/G Cllulr Ntworks Dvi Amzllg, Josph (Si) Nor,DnnyRz Computr Sin Dprtmnt Thnion, Hi 000, Isrl {mzllg,nny}@s.thnion..il Mirosot Rsrh On Mirosot Wy, Rmon, WA 980
More informationIRS2004(S)PbF HALF-BRIDGE DRIVER. Features. Product Summary. Packages
Features Floating channel designed for bootstrap operation Fully operational to + V Tolerant to negative transient voltage, dv/dt immune Gate drive supply range from V to V Undervoltage lockout. V, V,
More informationMenu Structure. Section 5. Introduction. General Functions Menu
Menu Structure Section 5 Introduction General Functions Menu Most workstation functions are accessed by menu selections. This section explains the menu structure and provides a tree structured view of
More informationEMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS 20400 (LED TYPES) EXAMINED BY : FILE NO. CAS-10184 ISSUE : DEC.01,1999 TOTAL PAGE : 7 APPROVED BY:
EXAMINED BY : FILE NO. CAS-10184 APPROVED BY: EMERGING DISPLAY TECHNOLOGIES CORPORATION ISSUE : DEC.01,1999 TOTAL PAGE : 7 VERSION : 2 CUSTOMER ACCEPTANCE SPECIFICATIONS MODEL NO. : 20400 (LED TYPES) FOR
More informationIR2110(-1-2)(S)PbF/IR2113(-1-2)(S)PbF HIGH AND LOW SIDE DRIVER Product Summary
Data Sheet No. PD6147 rev.u Features Floating channel designed for bootstrap operation Fully operational to +5V or +6V Tolerant to negative transient voltage dv/dt immune Gate drive supply range from 1
More informationDM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs
DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs General Description This device contains two independent positive-edge-triggered D-type flip-flops with
More information4N25 Phototransistor Optocoupler General Purpose Type
4N Phototransistor Optocoupler General Purpose Type Data Sheet Lead (Pb) Free RoHS 6 fully compliant RoHS 6 fully compliant options available; -xxxe denotes a lead-free product Description The 4N is an
More informationICL7667. Dual Power MOSFET Driver. Features. Ordering Information. Applications. Pinout. Functional Diagram (Each Driver) FN2853.7
Data Sheet FN2853.7 Dual Power MOSFET Driver The is a dual monolithic high-speed driver designed to convert TTL level signals into high current outputs at voltages up to 5V. Its high speed and current
More informationCA3089. FM IF System. Features. Part Number Information. Pinouts. Data Sheet October 2002 FN561.4. Description
OBSOLETE PRODUT NO REOMMENDED REPLEMENT Data Sheet October 00 0 FN. FM IF System Description Intersil 0 is a monolithic integrated circuit that provides all the functions of a comprehensive FM-IF system.
More informationData Sheet. ACPL-077L Low Power 3.3 V / 5 V High Speed CMOS Optocoupler Design for System Level Reliability. Description. Features. Functional Diagram
ACPL-077L Low Power 3.3 V / 5 V High Speed CMOS Optocoupler Design for System Level Reliability Data Sheet Lead (Pb) Free RoHS 6 fully compliant RoHS 6 fully compliant options available; -xxxe denotes
More informationDATA SHEET. TDA1543 Dual 16-bit DAC (economy version) (I 2 S input format) INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET File under Integrated Circuits, IC01 February 1991 FEATURES Low distortion 16-bit dynamic range 4 oversampling possible Single 5 V power supply No external components required
More informationEnhancing Downlink Performance in Wireless Networks by Simultaneous Multiple Packet Transmission
Enhning Downlink Prormn in Wirlss Ntworks y Simultnous Multipl Pkt Trnsmission Zhngho Zhng n Yunyun Yng Dprtmnt o Eltril n Computr Enginring, Stt Univrsity o Nw York, Stony Brook, NY 11794, USA Astrt In
More informationDM74121 One-Shot with Clear and Complementary Outputs
June 1989 Revised July 2001 DM74121 One-Shot with Clear and Complementary Outputs General Description The DM74121 is a monostable multivibrator featuring both positive and negative edge triggering with
More informationTSL213 64 1 INTEGRATED OPTO SENSOR
TSL 64 INTEGRATED OPTO SENSOR SOES009A D4059, NOVEMBER 99 REVISED AUGUST 99 Contains 64-Bit Static Shift Register Contains Analog Buffer With Sample and Hold for Analog Output Over Full Clock Period Single-Supply
More information256K (32K x 8) Static RAM
256K (32K x 8) Static RAM Features High speed: 55 ns and 70 ns Voltage range: 4.5V 5.5V operation Low active power (70 ns, LL version) 275 mw (max.) Low standby power (70 ns, LL version) 28 µw (max.) Easy
More informationData Sheet June 13, 2006. Features TEMP.
G48, G49 ata Sheet FN3283.8 Single 8-Channel/ifferential 4-Channel, CMOS Analog Multiplexers The G48 Single 8-Channel, and G49 ifferential 4-Channel monolithic CMOS analog multiplexers are drop-in replacements
More informationHigh-Speed, 5 V, 0.1 F CMOS RS-232 Drivers/Receivers ADM222/ADM232A/ADM242
a FEATURES 200 kb/s Transmission Rate Small (0. F) Charge Pump Capacitors Single V Power Supply Meets All EIA-232-E and V.2 Specifications Two Drivers and Two Receivers On-Board DC-DC Converters V Output
More informationDM74LS05 Hex Inverters with Open-Collector Outputs
Hex Inverters with Open-Collector Outputs General Description This device contains six independent gates each of which performs the logic INVERT function. The open-collector outputs require external pull-up
More informationHD61202U. (Dot Matrix Liquid Crystal GraphicDisplay Column Driver)
HD622U (Dot Matrix Liquid Crystal GraphicDisplay Column Driver) Description HD622U is a column (segment) driver for dot matrix liquid crystal graphic display systems. It stores the display data transferred
More informationCD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset
CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset General Description These dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-
More informationDM74LS169A Synchronous 4-Bit Up/Down Binary Counter
Synchronous 4-Bit Up/Down Binary Counter General Description This synchronous presettable counter features an internal carry look-ahead for cascading in high-speed counting applications. Synchronous operation
More informationISL6700. 80V/1.25A Peak, Medium Frequency, Low Cost, Half-Bridge Driver. Features. Ordering Information. Applications. Pinouts
ISL6700 Data Sheet FN9077.6 80V/1.25A Peak, Medium Frequency, Low Cost, Half-Bridge Driver The ISL6700 is an 80V/1.25A peak, medium frequency, low cost, half-bridge driver IC available in 8-lead SOIC and
More informationIR2110(S)/IR2113(S) & (PbF)
Data Sheet No. PD6147 Rev.T Features Floating channel designed for bootstrap operation Fully operational to +5V or +6V Tolerant to negative transient voltage dv/dt immune Gate drive supply range from 1
More informationData Sheet. HCMS-235x CMOS Extended Temperature Range 5 x 7 Alphanumeric Display. Features. Description. Typical Applications
HCMS-235x CMOS Extended Temperature Range 5 x 7 Alphanumeric Display Data Sheet Description This sunlight viewable 5 x 7 LED four-character display is contained in 12 pin dual-in-line packages designed
More informationMM74HC4538 Dual Retriggerable Monostable Multivibrator
MM74HC4538 Dual Retriggerable Monostable Multivibrator General Description The MM74HC4538 high speed monostable multivibrator (one shots) is implemented in advanced silicon-gate CMOS technology. They feature
More informationDM74LS47 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs
DM74LS47 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs General Description The DM74LS47 accepts four lines of BCD (8421) input data, generates their complements internally and decodes the
More information4 OUTPUT PCIE GEN1/2 SYNTHESIZER IDT5V41186
DATASHEET IDT5V41186 Recommended Applications 4 Output synthesizer for PCIe Gen1/2 General Description The IDT5V41186 is a PCIe Gen2 compliant spread-spectrum-capable clock generator. The device has 4
More informationLC7218, 7218M, 7218JM
Ordering number : EN4758B CMOS LSI LC7218, 7218M, 7218JM PLL Frequency Synthesizer for Electronic Tuning in AV Systems Overview The LC7218, LC7218M and LC7218JM are PLL frequency synthesizers for electronic
More informationCD4027BMS. CMOS Dual J-K Master-Slave Flip-Flop. Pinout. Features. Functional Diagram. Applications. Description. December 1992
CD7BMS December 199 CMOS Dual J-K Master-Slave Flip-Flop Features Pinout High Voltage Type (V Rating) Set - Reset Capability CD7BMS TOP VIEW Static Flip-Flop Operation - Retains State Indefinitely with
More information+5 V Powered RS-232/RS-422 Transceiver AD7306
a FEATURES RS- and RS- on One Chip Single + V Supply. F Capacitors Short Circuit Protection Excellent Noise Immunity Low Power BiCMOS Technology High Speed, Low Skew RS- Operation C to + C Operations APPLICATIONS
More informationFeatures DISPLAY DECODING INPUT INTERFACING
Data Sheet FN3158.8 4-Digit, LCD Display Driver The device is a non-multiplexed four-digit seven-segment CMOS LCD display decoder-driver. This device is configured to drive conventional LCD displays by
More informationObsolete Product(s) - Obsolete Product(s)
SYNCHRONOUS PROGRAMMABLE 4-BIT BINARY COUNTER WITH ASYNCHRONOUS CLEAR INTERNAL LOOK-AHEAD FOR FAST COUNTING CARRY OUTPUT FOR CASCADING SYNCHRONOUSLY PROGRAMMABLE LOW-POWER TTL COMPATIBILITY STANDARDIZED
More informationOne Ring to Rule them All: Service Discovery and Binding in Structured Peer-to-Peer Overlay Networks
On Ring to Rul thm All: Srvi Disovry n Bining in Strutur Pr-to-Pr Ovrly Ntworks Migul Cstro Mirosot Rsrh, J J Thomson Clos, Cmrig, CB 0FB, UK. mstro@mirosot.om Ptr Drushl Ri Univrsity, 100 Min Strt, MS-1,
More informationDistributed Systems Principles and Paradigms. Chapter 11: Distributed File Systems. Distributed File Systems. Example: NFS Architecture
Distriut Systms Prinipls n Prigms Mrtn vn Stn VU mstrm, Dpt. Computr Sin stn@s.vu.nl Chptr 11: Vrsion: Dmr 10, 2012 1 / 14 Gnrl gol Try to mk fil systm trnsprntly vill to rmot lints. 1. Fil mov to lint
More informationMM74HC174 Hex D-Type Flip-Flops with Clear
Hex D-Type Flip-Flops with Clear General Description The MM74HC174 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise immunity,
More informationMM74HC273 Octal D-Type Flip-Flops with Clear
MM74HC273 Octal D-Type Flip-Flops with Clear General Description The MM74HC273 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise
More informationHCC/HCF4032B HCC/HCF4038B
HCC/HCF4032B HCC/HCF4038B TRIPLE SERIAL ADDERS INERT INPUTS ON ALL ADDERS FOR SUM COMPLEMENTING APPLICATIONS FULLY STATIC OPERATION...DC TO 10MHz (typ.) @ DD = 10 BUFFERED INPUTS AND OUTPUTS SINGLE-PHASE
More informationLevel 3. Monday FRACTIONS ⅔ ⅗ 2) ⅔ =?/18. 1) What is a) ⅕ of 30? b) ⅖ of 30?
2014 Th Wkly Pln. All rights rsrv. Mony 2) ⅔ =?/18 1) Wht is ) ⅕ o 30? ) ⅖ o 30? 4) Us or = to show th rltionship twn th ollowing rtions: 3) Writ n quivlnt rtion or ½ ⅔ ⅗ 5) Brook pik ouqut o 24 lowrs.
More informationFeatures. Modulation Frequency (khz) VDD. PLL Clock Synthesizer with Spread Spectrum Circuitry GND
DATASHEET IDT5P50901/2/3/4 Description The IDT5P50901/2/3/4 is a family of 1.8V low power, spread spectrum clock generators capable of reducing EMI radiation from an input clock. Spread spectrum technique
More informationSupertex inc. HV256. 32-Channel High Voltage Amplifier Array HV256. Features. General Description. Applications. Typical Application Circuit
32-Channel High Voltage Amplifier Array Features 32 independent high voltage amplifiers 3V operating voltage 295V output voltage 2.2V/µs typical output slew rate Adjustable output current source limit
More informationCD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary Counters
CD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary Counters Features Wide supply voltage range: 3.0V to 15V High noise immunity: 0.45 V DD (Typ.) Low power TTL compatibility:
More informationCMOS Switched-Capacitor Voltage Converters ADM660/ADM8660
CMOS Switched-Capacitor Voltage Converters ADM66/ADM866 FEATURES ADM66: Inverts or Doubles Input Supply Voltage ADM866: Inverts Input Supply Voltage ma Output Current Shutdown Function (ADM866) 2.2 F or
More informationDUAL N-CHANNEL AND DUAL P-CHANNEL MATCHED MOSFET PAIR
DVNCD INR DVICS, INC. D113 DU N-CHNN ND DU P-CHNN MTCHD MOSFT PIR GNR DSCRIPTION Th D113 is a monolithic dual N-channl and dual P-channl matchd transistor pair intndd for a road rang of analog applications.
More informationEMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS 16290(LED TYPES) EXAMINED BY : FILE NO. CAS-10251 ISSUE : JUL.03,2001 TOTAL PAGE : 7
EXAMINED BY : FILE NO. CAS-10251 EMERGING DISPLAY ISSUE : JUL.03,2001 APPROVED BY: TECHNOLOGIES CORPORATION TOTAL PAGE : 7 VERSION : 1 CUSTOMER ACCEPTANCE SPECIFICATIONS MODEL NO. : 16290(LED TYPES) FOR
More informationData Sheet. ACPL-M21L, ACPL-021L, ACPL-024L, ACPL-W21L and ACPL-K24L Low Power, 5 MBd Digital CMOS Optocoupler. Description.
ACPL-ML, ACPL-L, ACPL-L, ACPL-WL and ACPL-KL Low Power, MBd Digital CMOS Optocoupler Data Sheet Lead (Pb) Free RoHS fully compliant RoHS fully compliant options available; -xxxe denotes a lead-free product
More informationHigh Speed, Low Power Dual Op Amp AD827
a FEATURES High Speed 50 MHz Unity Gain Stable Operation 300 V/ms Slew Rate 120 ns Settling Time Drives Unlimited Capacitive Loads Excellent Video Performance 0.04% Differential Gain @ 4.4 MHz 0.198 Differential
More informationXR-T5683A PCM Line Interface Chip
...the analog plus company TM XR-T5683A PCM Line Interface Chip FEATURES Single 5V Supply Receiver Input Can Be Either Balanced or Unbalanced Up To 8.448Mbps Operation In Both Tx and Rx Directions TTL
More informationMM74C74 Dual D-Type Flip-Flop
Dual D-Type Flip-Flop General Description The MM74C74 dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit cotructed with N- and P-channel enhancement traistors. Each flip-flop
More informationCA723, CA723C. Voltage Regulators Adjustable from 2V to 37V at Output Currents Up to 150mA without External Pass Transistors. Features.
CA73, CA73C Data Sheet April 1999 File Number 788. Voltage Regulators Adjustable from V to 37V at Output Currents Up to 1mA without External Pass Transistors The CA73 and CA73C are silicon monolithic integrated
More informationOutline. Binary Tree
Outlin Similrity Srh Th Nikolus Augstn Fr Univrsity of Bozn-Bolzno Fulty of Computr Sin DIS 1 Binry Rprsnttion of Tr Binry Brnhs Lowr Boun for th Eit Distn Unit 10 My 17, 2012 Nikolus Augstn (DIS) Similrity
More informationTL084 TL084A - TL084B
A B GENERAL PURPOSE JFET QUAD OPERATIONAL AMPLIFIERS WIDE COMMONMODE (UP TO V + CC ) AND DIFFERENTIAL VOLTAGE RANGE LOW INPUT BIAS AND OFFSET CURRENT OUTPUT SHORTCIRCUIT PROTECTION HIGH INPUT IMPEDANCE
More informationEMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS 16400(LED TYPES) EXAMINED BY : FILE NO. CAS-10068 ISSUE : JAN.19,2000 TOTAL PAGE : 7 APPROVED BY:
EXAMINED BY : FILE NO. CAS-10068 APPROVED BY: EMERGING DISPLAY TECHNOLOGIES CORPORATION ISSUE : JAN.19,2000 TOTAL PAGE : 7 VERSION : 3 CUSTOMER ACCEPTANCE SPECIFICATIONS MODEL NO. : 16400(LED TYPES) FOR
More informationHCC4541B HCF4541B PROGRAMMABLE TIMER
HCC4541B HCF4541B PROGRAMMABLE TIMER 16 STAGE BINARI COUNTER LOW SYMMETRICAL OUTPUT RESISTANCE, TYPICALLY 100 OHM AT DD = 15 OSCILLATOR FREQUENCY RANGE : DC TO 100kHz AUTO OR MASTER RESET DISABLES OSCIL-
More informationIR2117(S)/IR2118(S) & (PbF)
Data Sheet No. PD14 Rev N IR2117(S)/IR211(S) & (PbF) Features Floating channel designed for bootstrap operation Fully operational to +V Tolerant to negative transient voltage dv/dt immune Gate drive supply
More informationHCF4056B BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION
BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION QUIESCENT CURRENT SPECIF. UP TO 20V OPERATION OF LIQUID CRYSTALS WITH CMOS CIRCUITS PROVIDES ULTRA LOW POWER DISPLAY. EQUIVALENT AC OUTPUT DRIVE
More information