IR2110(-1-2)(S)PbF/IR2113(-1-2)(S)PbF HIGH AND LOW SIDE DRIVER Product Summary

Transcription

1 Data Sheet No. PD6147 rev.u Features Floating channel designed for bootstrap operation Fully operational to +5V or +6V Tolerant to negative transient voltage dv/dt immune Gate drive supply range from 1 to 2V Undervoltage lockout for both channels 3.3V logic compatible Separate logic supply range from 3.3V to 2V Logic and power ground ±5V offset CMOS Schmitt-triggered inputs with pull-down Cycle by cycle edge-triggered shutdown logic Matched propagation delay for both channels Outputs in phase with inputs Description The IR211/IR2113 are high voltage, high speed power MOSFET and IGBT drivers with independent high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. Logic inputs are compatible with standard CMOS or LSTTL output, down to 3.3V logic. The output drivers feature a high pulse current buffer stage designed for minimum IR211(-1-2)(S)PbF/IR2113(-1-2)(S)PbF HIGH AND LOW SIDE DRIVER Product Summary V OFFSET (IR211) 5V max. (IR2113) 6V max. I O +/- 2A / 2A V OUT 1-2V t on/off (typ.) 12 & 94 ns Delay Matching (IR211) 1 ns max. (IR2113) 2ns max. driver cross-conduction. Propagation delays are matched to simplify use in high frequency applications. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates up to 5 or 6 volts. Typical Connection Packages 14-Lead PDIP IR211/IR Lead SOIC IR211S/IR2113S (Refer to Lead Assignments for correct pin configuration). This/These diagram(s) show electrical connections only. Please refer to our Application Notes and DesignTips for proper circuit board layout. 1

2 IR211(-1-2)(S)PbF/IR2113(-1-2)(S)PbF Absolute Maximum Ratings Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Additional information is shown in Figures 28 through 35. Symbol Definition Min. Units V B High side floating supply voltage (IR211) (IR2113) V S High side floating supply offset voltage V B - 25 V B +.3 V HO High side floating output voltage V S -.3 V B +.3 V CC Low side fixed supply voltage V LO Low side output voltage -.3 V CC +.3 V DD Logic supply voltage -.3 V SS + 25 V SS Logic supply offset voltage V CC - 25 V CC +.3 V IN Logic input voltage (HIN, LIN & SD) V SS -.3 V DD +.3 dv s /dt Allowable offset supply voltage transient (figure 2) 5 V/ns P D Package power T A +25 C (14 lead DIP) 1.6 W (16 lead SOIC) 1.25 R THJA Thermal resistance, junction to ambient (14 lead DIP) 75 C/W (16 lead SOIC) 1 T J Junction temperature 15 T S Storage temperature T L Lead temperature (soldering, 1 seconds) 3 Recommended Operating Conditions The input/output logic timing diagram is shown in figure 1. For proper operation the device should be used within the recommended conditions. The VS and VSS offset ratings are tested with all supplies biased at 15V differential. Typical ratings at other bias conditions are shown in figures 36 and 37. Symbol Definition Min. Units V B High side floating supply absolute voltage V S + 1 V S + 2 V S High side floating supply offset voltage (IR211) Note 1 5 (IR2113) Note 1 6 V C V HO High side floating output voltage V S V B V CC Low side fixed supply voltage 1 2 V LO Low side output voltage VCC V DD Logic supply voltage V SS + 3 V SS + 2 V SS Logic supply offset voltage -5 (Note 2) 5 V V IN Logic input voltage (HIN, LIN & SD) V SS V DD T A Ambient temperature -4 C Note 1: Logic operational for V S of -4 to +5V. Logic state held for V S of -4V to -V BS. (Please refer to the Design Tip DT97-3 for more details). Note 2: When V DD < 5V, the minimum V SS offset is limited to -V DD. 2

3 IR211(-1-2)(S)PbF/IR2113(-1-2)(S)PbF Dynamic Electrical Characteristics V BIAS (V CC, V BS, V DD ) = 15V, C L = 1 pf, T A = 25 C and V SS = COM unless otherwise specified. The dynamic electrical characteristics are measured using the test circuit shown in Figure 3. Symbol Definition Figure Min. Units Test Conditions t on Turn-on propagation delay V S = V t off Turn-off propagation delay 8 94 V S = 5V/6V t sd Shutdown propagation delay V S = 5V/6V ns t r Turn-on rise time t f Turn-off fall time MT Delay matching, HS & LS (IR211) 1 turn-on/off (IR2113) 2 Static Electrical Characteristics V BIAS (V CC, V BS, V DD ) = 15V, T A = 25 C and V SS = COM unless otherwise specified. The V IN, V TH and I IN parameters are referenced to V SS and are applicable to all three logic input leads: HIN, LIN and SD. The V O and I O parameters are referenced to COM and are applicable to the respective output leads: HO or LO. Symbol Definition Figure Min. Units Test Conditions V IH Logic 1 input voltage V IL Logic input voltage V OH High level output voltage, V BIAS - V O V I O = A V OL Low level output voltage, V O 15.1 I O = A I LK Offset supply leakage current 16 5 V B =V S = 5V/6V I QBS Quiescent V BS supply current V IN = V or V DD I QCC Quiescent V CC supply current V IN = V or V DD µa I QDD Quiescent V DD supply current V IN = V or V DD I IN+ Logic 1 input bias current V IN = V DD I IN- Logic input bias current V IN = V V BSUV+ V BS supply undervoltage positive going threshold V BSUV- V BS supply undervoltage negative going threshold V CCUV+ V CC supply undervoltage positive going threshold V V CCUV- V CC supply undervoltage negative going threshold I O+ Output high short circuit pulsed current V O = V, V IN = V DD PW 1 µs I O- Output low short circuit pulsed current A V O = 15V, V IN = V PW 1 µs 3

4 IR211(-1-2)(S)PbF/IR2113(-1-2)(S)PbF Functional Block Diagram Lead Definitions Symbol Description V DD HIN SD LIN V SS V B HO V S V CC LO COM Logic supply Logic input for high side gate driver output (HO), in phase Logic input for shutdown Logic input for low side gate driver output (LO), in phase Logic ground High side floating supply High side gate drive output High side floating supply return Low side supply Low side gate drive output Low side return 4

5 IR211(-1-2)(S)PbF/IR2113(-1-2)(S)PbF Lead Assignments 14 Lead PDIP IR211/IR Lead SOIC (Wide Body) IR211S/IR2113S 14 Lead PDIP w/o lead 4 IR211-1/IR Lead PDIP w/o leads 4 & 5 IR211-2/IR Part Number 5

6 IR211(-1-2)(S)PbF/IR2113(-1-2)(S)PbF V =15V cc HV = 1 to 5V/6V 1 µf.1 µf KF6 1.1 µf OUTPUT MONITOR HO 1KF6 IRF82 2 µh 1KF6 + 1µF dv S >5 V/ns dt Figure 1. Input/Output Timing Diagram Figure 2. Floating Supply Voltage Transient Test Circuit V =15V cc HIN SD LIN 1 µf.1 µf C L C L.1 µf HO LO 1 µf V B + 15V - V S ( to 5V/6V) 1 µf Figure 3. Switching Time Test Circuit Figure 4. Switching Time Waveform Definition Figure 5. Shutdown Waveform Definitions Figure 6. Delay Matching Waveform Definitions 6

7 IR211(-1-2)(S)PbF/IR2113(-1-2)(S)PbF Turn-On Delay Time (ns) 15 1 Turn-On Delay Time (ns) Figure 7A. Turn-On Time vs. Temperature VCC/VBS Supply Voltage (V) Figure 7B. Turn-On Time vs. VCC/VBS Supply Voltage Turn-On Delay Time (ns) Turn-Off Delay Time (ns) VDD Supply Voltage (V) Figure 7C. Turn-On Time vs. VDD Supply Voltage Figure 8A. Turn-Off Time vs. Temperature Turn-Off Delay Time (ns) Turn-Off Delay Time (ns) Typ VCC/VBS Supply Voltage (V) Figure 8B. Turn-Off Time vs. VCC/VBS Supply Voltage VDD Supply Voltage (V) Figure 8C. Turn-Off Time vs. VDD Supply Voltage 7

8 IR211(-1-2)(S)PbF/IR2113(-1-2)(S)PbF Shutdown Delay Time (ns) 15 1 Shutdown Delay time (ns) Figure 9A. Shutdown Time vs. Temperature VCC/VBS Supply Voltage (V) Figure 9B. Shutdown Time vs. VCC/VBS Supply Voltage 25 1 Shutdown Delay Time (ns) Typ Turn-On Rise Time (ns) VDD Supply Voltage (V) Figure 9C. Shutdown Time vs. VDD Supply Voltage Figure 1A. Turn-On Rise Time vs. Temperature Turn-On Rise Time (ns) 6 4 Turn-Off Fall Time (ns) VBIAS Supply Voltage (V) Figure 1B. Turn-On Rise Time vs. Voltage Figure 11A. Turn-Off Fall Time vs. Temperature 8

9 IR211(-1-2)(S)PbF/IR2113(-1-2)(S)PbF Turn-Off Fall Time (ns) Logic "1" Input Threshold (V) Min. Max VBIAS Supply Voltage (V) Figure 11B. Turn-Off Fall Time vs. Voltage Figure 12A. Logic 1 Input Threshold vs. Temperature 15. Logic " 1" Input Threshold (V) Logic "" Input Threshold (V) Min VDD Logic Supply Voltage (V) Figure 12B. Logic 1 Input Threshold vs. Voltage Figure 13A. Logic Input Threshold vs. Temperature Logic "" Input Threshold (V) Min. High Level Output Voltage (V) VDD Logic Supply Voltage (V) Figure 13B. Logic Input Threshold vs. Voltage Figure 14A. High Level Output vs. Temperature 9

10 IR211(-1-2)(S)PbF/IR2113(-1-2)(S)PbF High Level Output Voltage (V) M ax. Low Level Output Voltage (V) VBIAS Supply Voltage (V) Figure 14B. High Level Output vs. Voltage Figure 15A. Low Level Output vs. Temperature 1. 5 Low Level Output Voltage (V) Offset Supply Leakage Current (µa) VBIAS Supply Voltage (V) Figure 15B. Low Level Output vs. Voltage Figure 16A. Offset Supply Current vs. Temperature 5 5 Offset Supply Leakage Current (µa) VBS Supply Current (µa) IR211 IR2113 VB Boost Voltage (V) Figure 16B. Offset Supply Current vs. Voltage Figure 17A. VBS Supply Current vs. Temperature 1

11 IR211(-1-2)(S)PbF/IR2113(-1-2)(S)PbF VBS Supply Current (µa) VCC Supply Current (µa) VBS Floating Supply Voltage (V) Figure 17B. VBS Supply Current vs. Voltage Figure 18A. VCC Supply Current vs. Temperature VCC Supply Current (µa) VDD Supply Current (µa) VCC Fixed Supply Voltage (V) Figure 18B. VCC Supply Current vs. Voltage Figure 19A. VDD Supply Current vs. Temperature 6 1 VDD Supply Current (µa) VDD Logic Supply Voltage (V) Figure 19B. VDD Supply Current vs. VDD Voltage Logic "1" Input Bias Current (µa) Figure 2A. Logic 1 Input Current vs. Temperature 11

12 IR211(-1-2)(S)PbF/IR2113(-1-2)(S)PbF 6 5. Logic 1 Input Bias Current (µa) Logic "" Input Bias Current (µa) VDD Logic Supply Voltage (V) Figure 2B. Logic 1 Input Current vs. VDD Voltage Figure 21A. Logic Input Current vs. Temperature Logic Input Bias Current (µa) VDD Logic Supply Voltage (V) Figure 21B. Logic Input Current vs. VDD Voltage VBS Undervoltage Lockout + (V) Min Figure 22. VBS Undervoltage (+) vs. Temperature VBS Undervoltage Lockout - (V) Min. VCC Undervoltage Lockout + (V) Min Figure 23. VBS Undervoltage (-) vs. Temperature Figure 24. VCC Undervoltage (+) vs. Temperature 12

13 IR211(-1-2)(S)PbF/IR2113(-1-2)(S)PbF VCC Undervoltage Lockout - (V) Min. Output Source Current (A) Min Figure 25. VCC Undervoltage (-) vs. Temperature Figure 26A. Output Source Current vs. Temperature Output Source Current (A) Output Sink Current (A) Min. 1. Min VBIAS Supply Voltage (V) Figure 26B. Output Source Current vs. Voltage Figure 27A. Output Sink Current vs. Temperature V 4. Output Sink Current (A) Junction V 1V 1. Min VBIAS Supply Voltage (V) Figure 27B. Output Sink Current vs. Voltage 1E+2 1E+3 1E+4 1E+5 1E+6 Frequency (Hz) Figure 28. IR211/IR2113 TJ vs. Frequency (IRFBC2) RGATE = 33Ω, VCC = 15V 13

14 IR211(-1-2)(S)PbF/IR2113(-1-2)(S)PbF 15 32V 15 32V 14V 14V Junction V Junction V E+2 1E+3 1E+4 1E+5 1E+6 Frequency (Hz) Figure 29. IR211/IT2113 TJ vs. Frequency (IRFBC3) RGATE = 22Ω, VCC = 15V 1E+2 1E+3 1E+4 1E+5 1E+6 Frequency (Hz) Figure 3. IR211/IR2113 TJ vs. Frequency (IRFBC4) RGATE = 15Ω, VCC = 15V 15 32V 14V 15 32V 14V Junction V Junction V E+2 1E+3 1E+4 1E+5 1E+6 Frequency (Hz) Figure 31. IR211/IR2113 TJ vs. Frequency (IRFPE5) RGATE = 1Ω, VCC = 15V 1E+2 1E+3 1E+4 1E+5 1E+6 Frequency (Hz) Figure 32. IR211S/IR2113S TJ vs. Frequency (IRFBC2) RGATE = 33Ω, VCC = 15V 15 32V 14V 15 32V 14V 1V Junction V Junction E+2 1E+3 1E+4 1E+5 1E+6 Frequency (Hz) Figure 33. IR211S/IR2113S TJ vs. Frequency (IRFBC3) RGATE = 22Ω, VCC = 15V 1E+2 1E+3 1E+4 1E+5 1E+6 Frequency (Hz) Figure 34. IR211S/IR2113S TJ vs. Frequency (IRFBC4) RGATE = 15Ω, VCC = 15V 14

15 IR211(-1-2)(S)PbF/IR2113(-1-2)(S)PbF 15 32V 14V 1V. -2. Junction VS Offset Supply Voltage (V) E+2 1E+3 1E+4 1E+5 1E+6 Frequency (Hz) Figure 35. IR211S/IR2113S TJ vs. Frequency (IRFPE5) RGATE = 1Ω, VCC = 15V VBS Floating Supply Voltage (V) Figure 36. Maximum VS Negative Offset vs. VBS Supply Voltage 2. VSS Logic Supply Offset Voltage (V) VCC Fixed Supply Voltage (V) Figure 37. Maximum VSS Positive Offset vs. VCC Supply Voltage 15

16 IR211(-1-2)(S)PbF/IR2113(-1-2)(S)PbF Case Outlines 14-Lead PDIP (MS-1AC) 14-Lead PDIP w/o Lead (MS-1AC) 16

17 IR211(-1-2)(S)PbF/IR2113(-1-2)(S)PbF 16 Lead PDIP w/o Leads 4 & Lead SOIC (wide body) (MS-13AA) 17

18 IR211(-1-2)(S)PbF/IR2113(-1-2)(S)PbF LEADFREE PART MARKING INFORMATION Part number IRxxxxxx Date code YWW? IR logo Pin 1 Identifier? MARKING CODE P Lead Free Released Non-Lead Free Released?XXXX Lot Code (Prod mode - 4 digit SPN code) Assembly site code ORDER INFORMATION Part only available Lead Free 14-Lead PDIP IR211 order IR211PbF 14-Lead PDIP IR211-1 order IR211-1PbF 14-Lead PDIP IR211-2 order IR211-2PbF 14-Lead PDIP IR2113 order IR2113PbF 14-Lead PDIP IR order IR2113-1PbF 14-Lead PDIP IR order IR2113-2PbF 16-Lead SOIC IR211S order IR211SPbF 16-Lead SOIC IR2113S order IR2113SPbF IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 9245 Tel: (31) This product has been qualified per industrial level Data and specifications subject to change without notice 3/23/