Data Sheet. ACPL-077L Low Power 3.3 V / 5 V High Speed CMOS Optocoupler Design for System Level Reliability. Description. Features. Functional Diagram

Size: px
Start display at page:

Download "Data Sheet. ACPL-077L Low Power 3.3 V / 5 V High Speed CMOS Optocoupler Design for System Level Reliability. Description. Features. Functional Diagram"

Transcription

1 ACPL-077L Low Power 3.3 V / 5 V High Speed CMOS Optocoupler Design for System Level Reliability Data Sheet Lead (Pb) Free RoHS 6 fully compliant RoHS 6 fully compliant options available; -xxxe denotes a lead-free product Description Avago s ACPL-077L optocoupler utilizes the latest CMOS IC technology to achieve outstanding speed and low power performance of minimum 5 MBd data rate and 6 ns maximum pulse width distortion with enhanced reliability relative to system level IEC X testing (ESD/Burst/Surge). Available in SO-8 package, the basic building blocks of ACPL-077L are a CMOS LED driver IC, a high speed LED and a CMOS detector IC. A CMOS logic input signal controls the LED driver IC, which supplies current to the LED. The detector IC incorporates an integrated photodiode, a high speed transimpedance amplifier, and a voltage comparator with an output driver. Functional Diagram **V DD V I NC* GND 3 LED SHIELD ACPL-077L I O V DD ** NC* V O GND TRUTH TABLE (POSITIVE LOGIC) V I LED V O HIGH OFF HIGH LOW ON LOW * Pin 3 is multiplexed as a test pin that can connect to V DD or left unconnected. Pin 7 is not connected internally. ** A 0. µf bypass capacitor must be connected between pins V DD and GND, and V DD and GND Features Enhance reliability relative to system level IEC X testing (ESD/Burst/Surge) 3.3 V and 5 V CMOS Compatibility CMOS buffer input Allow level shifting functionality High Speed: DC to 5 MBd 35 kv/µs minimum Common Mode Rejection (CMR) at V CM = 000 V Guaranteed AC and DC performance over wide temperature: -0 C to +05 C Safety and Regulatory Approvals: UL Recognised 3750 V rms for min. per UL577 CSA Component Acceptance Notice #5 IEC/EN/DIN EN V IORM = 567 V peak for Option 060E Lead-free option available Applications Digital Fieldbus Isolation: CC-Link, DeviceNet, Profibus, SDS Multiplexed Data Transmission General Instrument and Data Acquisition Computer Peripheral Interface Microprocessor System Interface

2 Ordering Information ACPL-077L is UL Recognized with 3750 Vrms for minute per UL577. Part number Option RoHS Compliant Package Surface Mount Tape & Reel IEC/EN/DIN EN Quantity ACPL-077L -000E SO-8 X 00 per tube -060E X X 00 per tube -500E X X 500 per reel -560E X X X 500 per reel To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry. Example : ACPL-077L-500E to order product of Mini-flat Surface Mount 8-pin package in Tape and Reel packaging with RoHS compliant. Option datasheets are available. Contact your Avago sales representative or authorized distributor for information. Regulatory Information The ACPL-077L will be approved by the following organizations: UL Approval under UL 577, component recognition program up to V ISO = 3750 V RMS. CSA Approval under CSA Component Acceptance Notice #5. IEC/EN/DIN EN (Option 060E only)

3 Package Outline Drawings ACPL-077L SO-8 Package ROHS-COMPLIANCE INDICATOR ± 0.7 (0.55 ± 0.005) PIN ONE XXXV YWW ± 0.03 (0.36 ± 0.008) 0.06 ± (0.06 ± 0.003).70 (0.050) BSC TYPE NUMBER (LAST 3 DIGITS) DATE CODE LAND PATTERN RECOMMENDATION.9 (0.075) 3.95 (0.56).3 (0.5) 0.6 (0.05) 7.9 (0.95) * ± 0.7 (0.00 ± 0.005) 7 5 X 0.3 (0.07) 3.75 ± 0.7 (0.5 ± 0.005).5 (0.060) 0 ~ ± 0.05 (0.009 ± 0.00) * Total package length (inclusive of mold flash) 5.07 ± 0.5 (0.05 ± 0.00) Dimensions in Millimeters (Inches). Note: Floating lead protrusion is 0.5 mm (6 mils) max. Lead coplanarity = 0.0 mm (0.00 inches) max. Option number 500 not marked (0.0) MIN ± 0.0 (0.008 ± 0.00) Solder Reflow Profile Recommended reflow condition as per JEDEC Standard, J-STD-00 (latest revision). Non-Halide Flux should be used. 3

4 Insulation and Safety Related Specifications Parameter Symbol ACPL-077L Units Conditions Minimum External Air Gap (Clearance) Minimum External Tracking (Creepage) Minimum Internal Plastic Gap (Internal Clearance) Tracking Resistance (Comparative Tracking Index) L(0).9 mm Measured from input terminals to output terminals, shortest distance through air. L(0).8 mm Measured from input terminals to output terminals, shortest distance path along body mm Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector. CTI 75 Volts DIN IEC /VDE 0303 Part Isolation Group IIIa Material Group (DIN VDE 00, /89, Table ) IEC/EN/DIN EN Insulation Characteristics* (Option 060E) Description Installation classification per DIN VDE 00/39, Table for rated mains voltage 50 V rms for rated mains voltage 300 V rms for rated mains voltage 600 V rms Symbol Characteristic ACPL-077L I IV I III I II Climatic Classification 55/05/ Pollution Degree (DIN VDE 00/39) Unit Maximum Working Insulation Voltage V IORM 567 V peak Input to Output Test Voltage, Method b* V IORM x.875 = V PR, 00% Production Test with t m = sec, Partial discharge < 5 pc Input to Output Test Voltage, Method a* V IORM x.6 = V PR, Type and Sample Test, t m = 0 sec, Partial discharge < 5 pc Highest Allowable Overvoltage (Transient Overvoltage t ini = 60 sec) Safety-limiting values maximum values allowed in the event of a failure. Case Temperature Input Current** Output Power** V PR 063 V peak V PR 907 V peak V IOTM 6000 V peak T S I S, INPUT P S, OUTPUT Insulation Resistance at T S, V IO = 500 V R S >0 9 Ω * Refer to the optocoupler section of the Isolation and Control Components Designer s Catalog, under Product Safety Regulations section, (IEC/EN/ DIN EN ) for a detailed description of Method a and Method b partial discharge test profiles. ** Refer to figure 0 for dependence of P S and I S on ambient temperature C ma mw Absolute Maximum Ratings Parameter Symbol Min Max Units Storage Temperature T S C Operating Temperature T A C Supply Voltage V DD, V DD V Input Voltage V I -0.5 V DD +0.5 V Output Voltage V O -0.5 V DD +0.5 V Average Output Current I O 0 ma Lead Solder Temperature T LS 60 C for 0 sec.,.6 mm below seating plane Solder Reflow Temperature Profile See Package Outline Drawings section

5 Recommended Operating Conditions Parameter Symbol Min Max Units Operating Temperature T A C Supply Voltage (3.3V) V DD, V DD V Supply Voltage (5V) V DD, V DD V Logic High Input Voltage V IH 0.7 x V DD V DD V Logic Low Input Voltage V IL x V DD V Input Signal Rise and Fall Times t r, t f ms Electrical Specifications (DC) Over recommended temperature (T A = 0 C to 05 C) and supply voltage (.5 V V DD 5.5 V,.5 V V DD 5.5 V), (3 V V DD 3.6 V, 3 V V DD 3.6 V), (.5 V V DD 5.5 V, 3 V V DD 3.6 V) and (3 V V DD 3.6 V,.5 V V DD 5.5 V). All typical specifications are at V DD = V DD = +3.3 V, T A = 5 C Parameter Symbol Min Typ Max Units Test Conditions Logic Low Input Supply Current [] I DDL ma V I = 0 V. Figure Logic High Input Supply Current [] I DDH 0.6 ma V I = V DD. Figure Logic Low Output Supply Current I DDL.5.5 ma V I = 0 V. Figure 3 Logic High Output Supply Current I DDH.5.5 ma V I = V DD. Figure Input Current I I -0 0 ma Logic High Output Voltage V OH V I O = 0 ua, V I = V IH, V DD = 3.3 V.9.9 V I O = ma, V I = V IH, V DD = 3.3 V.0.7 V I O = ma, V I = V IH, V DD = 5.0 V Logic Low Output Voltage V OL 0 0. V I O = 0 µa, V I = V IL V I O = ma, V I = V IL Switching Specifications (AC) Over recommended temperature (T A = -0 C to 05 C) and supply voltage (.5 V V DD 5.5 V,.5 V V DD 5.5 V), (3 V V DD 3.6 V, 3 V V DD 3.6 V), (.5 V V DD 5.5 V, 3 V V DD 3.6 V) and (3 V V DD 3.6 V,.5 V V DD 5.5 V). All typical specifications are at V DD = V DD = +3.3 V, T A = 5 C Parameter Symbol Min Typ Max Units Test Conditions Propagation Delay Time to t PHL 0 ns C L = 5 pf, CMOS Signal Levels Logic Low Output [3] Figure 5,6 Propagation Delay Time to t PLH 3 0 ns C L = 5 pf, CMOS Signal Levels Logic High Output [3] Figure 5,6 Pulse Width t PW 0 ns C L = 5 pf, CMOS Signal Levels Maximum Data Rate 5 MBd C L = 5 pf, CMOS Signal Levels Pulse Width Distortion [] t PHL t PLH PWD 6 ns C L = 5 pf, CMOS Signal Levels Figure 7, 8 Propagation Delay Skew [5] t PSK 5 ns C L = 5 pf, CMOS Signal Levels Output Rise Time (0% 90%) t R ns C L = 5 pf, CMOS Signal Levels Output Fall Time (90% 0%) t F 3 ns Figure 9 Common Mode Transient CM H kv/µs V CM = 000 V, T A = 5 C, Immunity at Logic High Output [6] V I = V DD, V O > 0.8 x V DD Common Mode Transient CM L kv/µs V CM = 000 V, T A = 5 C, Immunity at Logic Low Output [6] V I = 0 V, V O < 0.8 V 5

6 Package Characteristics All typical at T A = 5 C Parameter Symbol Min Typ Max Units Test Conditions Input-Output Insulation [7,8,9] V ISO 3750 V rms RH < 50% for min. T A = 5 C Input-Output Resistance [7] R I-O 0 Ω V I-O = 500 V Input-Output Capacitance C I-O 0.6 pf f= MHz, T A = 5 C Input Capacitance [0] C I 3.0 pf Notes:. Absolute maximum ambient operating temperature means the device will not be damaged if operated under these conditions. It does not guarantee functionality.. The LED is ON when V I is low and OFF when V I is high. 3. t PHL propagation delay is measured from the 50% level on the falling edge of the V I signal to the 50% level of the falling edge of the V O signal. t PLH propagation delay is measured from the 50% level on the rising edge of the V I signal to the 50% level of the rising edge of the V O signal.. PWD is defined as t PHL - t PLH. % PWD (percent pulse width distortion) is equal to the PWD divided by pulse width. 5. t PSK is equal to the magnitude of the worst case difference in t PHL and/or t PLH that will be seen between units at any given temperature within the recommended operating conditions. 6. CMH is the maximum common mode voltage slew rate that can be sustained while maintaining V O > 0.8 V DD. CML is the maximum common mode voltage slew rate that can be sustained while maintaining V O < 0.8 V. The common mode voltage slew rates apply to both rising and falling common mode voltage edges. 7. Device considered a two-terminal device: pins,, 3, and shorted together and pins 5, 6, 7, and 8 shorted together. 8. In accordance with UL577, each ACPL-077L is proof tested by applying an insulation test voltage 500 V RMS for second (leakage detection current limit, I I-O 5 μa). 9. The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to your equipment level safety specification or Avago Technologies Application Note 07 entitled Optocoupler Input-Output Endurance Voltage. 0. C I is the capacitance measured at pin (V I ). 6

7 IDDL - LOGIC LOW INPUT SUPPLY CURRENT - ma V 3.3 V Figure. Typical Logic Low Input Supply Current versus temperature. IDDH - LOGIC HIGH INPUT SUPPLY CURRENT - ma V 3.3 V Figure. Typical Logic High Input Supply Current versus temperature. IDDL - LOGIC LOW OUTPUT SUPPLY CURRENT - ma V 3.3 V 0.8 Figure 3. Typical Logic Low Output Supply Current versus temperature. IDDH - LOGIC HIGH OUTPUT SUPPLY CURRENT - ma V 3.3 V 0.8 Figure. Typical Logic High Output Supply Current versus temperature. Tphl, Tplh (ns) T plh T phl Figure 5. Typical propagation delay versus temperature at 3.3 V supply voltage. Tphl, Tplh (ns) T plh T phl C L (pf) Figure 6. Typical propagation delays vs load capacitance at 3.3 V supply voltage. 7

8 PWD (ns) Figure 7. Typical pulse width distortion vs temperature at 3.3 V supply voltage. PWD (ns) C L (pf) Figure 8. Typical pulse width distortion vs load capacitance at 3.3 V supply voltage. Tr, Tf (ns) Rise Time Fall Time Figure 9. Typical rise and fall time versus temperature at 3.3 V supply voltage. Output Power - Ps, Input Current - Is Is (ma) Ps (mw) T A - Case Temperature - C Figure 0. Thermal derating curve, dependence of safety limiting value with case temperature per IEC/EN/DIN EN

9 Application Information Bypassing and PC Board Layout The ACPL-077L optocoupler is extremely easy to use. No external interface circuitry is required because ACPL-077L uses high speed CMOS IC technology allowing CMOS logic to be connected directly to the inputs and outputs. As shown in Figure, the only external components required for proper operation are two bypass capacitors. Capacitor values should be between 0.0 μf and 0. μf. For each capacitor, the total lead length between both ends of the capacitor and the power supply pins should not exceed 0 mm. V DD V I C 077L * 3 6 V O 8 7 NC C V DD Propagation Delay, Pulse-Width Distortion and Propagation Delay Skew The propagation delay is a figure of merit which describes how quickly a logic signal propagates through a system. The propagation delay from a low to high (t PLH ) is the amount of time required for an input signal to propagate to the output, causing the output to change from low to high. Similarly, the propagation delay from high to low (t PHL ) is the amount of time required for the input signal to propagate to the output, causing the output to change from high to low (Figure ). Pulse-width distortion (PWD) is the difference between t PHL and t PLH and often determines the maximum data rate capability of a transmission system. PWD can be expressed in percent by dividing the PWD (in ns) by the minimum pulse width (in ns) being transmitted. Typically, PWD on the order of 0-30% of the minimum pulse width is tolerable. GND Figure. Recommended Circuit Diagram C, C = 0.0 µf TO 0. µf 5 GND * Pin 3 is multiplexed as a test pin that can connect to V DD or left unconnected. Pin 7 is not connected internally. INPUT V I 50% t PLH t PHL OUTPUT 90% 90% V O 0% 0% Figure. Signal plot shows how propagation delay is defined 5 V CMOS 0 V V OH.5 V CMOS V OL 9

10 Propagation delay skew, t PSK, is an important parameter to consider in parallel data applications where synchronization of signals on parallel data lines is a concern. If the parallel data is sent through a group of optocouplers, differences in propagation delays will cause the data to arrive at the outputs of the optocouplers at different times. If this difference in propagation delay is large enough it will determine the maximum rate at which parallel data can be sent through the optocouplers. Propagation delay skew is defined as the difference between the minimum and maximum propagation delays, either t PLH or t PHL for any given group of optocouplers which are operating under the same conditions (i.e., the same drive current, supply voltage, output load, and operating temperature). As illustrated in Figure 3, if the inputs of a group of optocouplers are switched either ON or OFF at the same time, tpsk is the difference between the shortest propagation delay, either t PLH or t PHL and the longest propagation delay, either t PLH and t PHL. As mentioned earlier, t PSK can determine the maximum parallel data transmission rate. Figure is the timing diagram of a typical parallel data application with both the clock and data lines being sent through the optocouplers. The figure shows data and clock signals at the inputs and outputs of the optocouplers. In this case the data is assumes to be clocked off of the rising edge of the clock. Propagation delay skew represents the uncertainty of where an edge might be after being sent through an optocoupler. Figure shows that there will be uncertainty in both the data and clock lines. It is important that these two areas of uncertainty not overlap, otherwise the clock signal might arrive before all the data outputs have settled, or some of the data outputs may start to change before the clock signal has arrived. From these considerations, the absolute minimum pulse width that can be sent through optocouplers in a parallel application is twice t PSK. A cautious design should use a slightly longer pulse width to ensure that any additional uncertainty in the rest of the circuit does not cause a problem. V I V O 50%.5 V, CMOS INPUTS DATA CLOCK t PSK V I 50% DATA V O Figure 3. Propagation delay skew waveform.5 V, CMOS OUTPUTS t PSK CLOCK t PSK Figure. Parallel data transmission example For product information and a complete list of distributors, please go to our web site: Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright Avago Technologies. All rights reserved. AV0-357EN - September 0, 03

Data Sheet. ACPL-M21L, ACPL-021L, ACPL-024L, ACPL-W21L and ACPL-K24L Low Power, 5 MBd Digital CMOS Optocoupler. Description.

Data Sheet. ACPL-M21L, ACPL-021L, ACPL-024L, ACPL-W21L and ACPL-K24L Low Power, 5 MBd Digital CMOS Optocoupler. Description. ACPL-ML, ACPL-L, ACPL-L, ACPL-WL and ACPL-KL Low Power, MBd Digital CMOS Optocoupler Data Sheet Lead (Pb) Free RoHS fully compliant RoHS fully compliant options available; -xxxe denotes a lead-free product

More information

ACPL-061L, ACPL-C61L and ACNW261L Ultra Low Power 10 MBd Digital CMOS Optocoupler. Features. Applications TRUTH TABLE (POSITIVE LOGIC)

ACPL-061L, ACPL-C61L and ACNW261L Ultra Low Power 10 MBd Digital CMOS Optocoupler. Features. Applications TRUTH TABLE (POSITIVE LOGIC) ACPL-6L, ACPL-C6L and ACNW26L Ultra Low Power MBd Digital CMOS Optocoupler Data Sheet Description The ACPL-6L/ACPL-C6L/ACNW26L is an optically coupled optocoupler that combines an AlGaAs light emitting

More information

ACPL-M61T 10MBd Wide Operating Temperature Automotive Digital Optocoupler with R 2 Coupler Isolation and AEC-Q100 Qualification.

ACPL-M61T 10MBd Wide Operating Temperature Automotive Digital Optocoupler with R 2 Coupler Isolation and AEC-Q100 Qualification. ACPL-MT MBd Wide Operating Temperature Automotive Digital Optocoupler with R 2 Coupler Isolation and AEC-Q Qualification Data Sheet Lead (Pb) Free RoHS fully compliant RoHS fully compliant options available;

More information

Features. Applications. Truth Table. Close

Features. Applications. Truth Table. Close ASSR-8, ASSR-9 and ASSR-8 Form A, Solid State Relay (Photo MOSFET) (0V/0.A/0Ω) Data Sheet Description The ASSR-XX Series consists of an AlGaAs infrared light-emitting diode (LED) input stage optically

More information

HCPL-2201, HCPL-2202, HCPL-2211, HCPL-2212, HCPL-2231, HCPL-2232, HCPL-0201, HCPL-0211, HCNW2201, HCNW2211. Logic Gate Optocouplers.

HCPL-2201, HCPL-2202, HCPL-2211, HCPL-2212, HCPL-2231, HCPL-2232, HCPL-0201, HCPL-0211, HCNW2201, HCNW2211. Logic Gate Optocouplers. HCPL-, HCPL-, HCPL-, HCPL-, HCPL-, HCPL-, HCPL-, HCPL-, HCNW, HCNW Very High CMR, Wide Logic Gate Optocouplers Data Sheet Lead (Pb) Free RoHS fully compliant RoHS fully compliant options available; -xxxe

More information

Data Sheet. ACPL-K370, ACPL-K376 Isolated Voltage/Current Detector. Description. Features. Applications. Functional Diagram. Connection Diagram

Data Sheet. ACPL-K370, ACPL-K376 Isolated Voltage/Current Detector. Description. Features. Applications. Functional Diagram. Connection Diagram ACPL-K7, Isolated Voltage/ Detector Data Sheet Description The ACPL-K7 and are voltage/current threshold detection optocouplers. The is a lowcurrent version of the ACPL-K7. To obtain lower current operation,

More information

ACPL-061L, ACPL-064L, ACPL-M61L, ACPL-W61L, ACPL-K64L Ultra Low Power 10 MBd Digital CMOS Optocouplers. Features. Applications ACPL-064L. Vo 1.

ACPL-061L, ACPL-064L, ACPL-M61L, ACPL-W61L, ACPL-K64L Ultra Low Power 10 MBd Digital CMOS Optocouplers. Features. Applications ACPL-064L. Vo 1. ACPL-L, ACPL-L, ACPL-ML, ACPL-WL, ACPL-KL Ultra Low Power MBd Digital CMOS Optocouplers Data Sheet Lead (Pb) Free RoHS fully compliant RoHS fully compliant options available; -xxxe denotes a lead-free

More information

ACPL-064L, ACPL-M61L, ACPL-W61L, ACPL-K64L Ultra Low Power 10 MBd Digital CMOS Optocouplers Data Sheet

ACPL-064L, ACPL-M61L, ACPL-W61L, ACPL-K64L Ultra Low Power 10 MBd Digital CMOS Optocouplers Data Sheet ACPL-6L, ACPL-M6L, ACPL-W6L, ACPL-K6L Ultra Low Power MBd Digital CMOS Optocouplers Data Sheet Lead (Pb) Free RoHS 6 fully compliant RoHS 6 fully compliant options available; -xxxe denotes a lead-free

More information

4N25 Phototransistor Optocoupler General Purpose Type

4N25 Phototransistor Optocoupler General Purpose Type 4N Phototransistor Optocoupler General Purpose Type Data Sheet Lead (Pb) Free RoHS 6 fully compliant RoHS 6 fully compliant options available; -xxxe denotes a lead-free product Description The 4N is an

More information

Features. Applications ON LOW

Features. Applications ON LOW N9, N, HCPL-, HCPL-, HCNW9, HCNW- Low Input Current, High Gain Optocouplers Data Sheet Lead (Pb) Free RoHS fully compliant RoHS fully compliant options available; -xxxe denotes a lead-free product Description

More information

HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS

HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS DESCRIPTION The, /6 single-channel and /6 dual-channel optocouplers consist of a 5 nm AlGaAS LED, optically coupled to a very high speed integrated photodetector logic gate with a strobable output. This

More information

Agilent HCPL-250L/ 050L/253L/053L LVTTL/LVCMOS Compatible 3.3 V Optocouplers (1 Mb/s)

Agilent HCPL-250L/ 050L/253L/053L LVTTL/LVCMOS Compatible 3.3 V Optocouplers (1 Mb/s) Agilent HCPL-50L/ 050L/5L/05L LVTTL/LVCMOS Compatible. V Optocouplers ( Mb/s) Data Sheet Description These diode-transistor optocouplers use an insulating layer between a LED and an integrated photodetector

More information

ASSR-1410, ASSR-1411 and ASSR-1420 General Purpose, Form A, Solid State Relay (Photo MOSFET) (60V/0.6A/1Ω) Features. Applications. Truth Table.

ASSR-1410, ASSR-1411 and ASSR-1420 General Purpose, Form A, Solid State Relay (Photo MOSFET) (60V/0.6A/1Ω) Features. Applications. Truth Table. ASSR-, ASSR- and ASSR- General Purpose, Form A, Solid State Relay (Photo MOSFET) (V/.A/Ω) Data Sheet Lead (Pb) Free RoHS fully compliant RoHS fully compliant options available; -xxxe denotes a lead-free

More information

2.5 A Output Current IGBT and MOSFET Driver

2.5 A Output Current IGBT and MOSFET Driver VO. A Output Current IGBT and MOSFET Driver 9 DESCRIPTION NC A C NC _ The VO consists of a LED optically coupled to an integrated circuit with a power output stage. This optocoupler is ideally suited for

More information

Functional Diagram 6N137, HCPL-2601/2611 HCPL-0600/0601/0611 ANODE CATHODE TRUTH TABLE (POSITIVE LOGIC) OUTPUT H H OFF NC

Functional Diagram 6N137, HCPL-2601/2611 HCPL-0600/0601/0611 ANODE CATHODE TRUTH TABLE (POSITIVE LOGIC) OUTPUT H H OFF NC High CMR, High Speed TTL Compatible Optocouplers Technical Data N HCNW HCNW HCNW HCPL- HCPL- HCPL- HCPL- HCPL- HCPL- HCPL- HCPL- HCPL- HCPL- HCPL- Features kv/µs Minimum Common Mode Rejection (CMR) at

More information

Optocoupler, Phototransistor Output, AC Input

Optocoupler, Phototransistor Output, AC Input Optocoupler, Phototransistor Output, AC Input DESCRIPTION The SFH62A (DIP) and SFH626 (SMD) feature a high current transfer ratio, low coupling capacitance and high isolation voltage. These couplers have

More information

1 Form A Solid State Relay

1 Form A Solid State Relay Form A Solid State Relay VOAT, VOAABTR FEATURES 9 S S DC S' 3 S' High speed SSR - t on /t off < 8 μs Maximum R ON. Isolation test voltage 3 V RMS Load voltage V Load current A DC configuration DIP- package

More information

Optocoupler, Phototransistor Output, 4 Pin LSOP, Long Creepage Mini-Flat Package

Optocoupler, Phototransistor Output, 4 Pin LSOP, Long Creepage Mini-Flat Package Optocoupler, Phototransistor Output, 4 Pin LSOP, Long Creepage Mini-Flat Package FEATURES A 4 C Low profile package High collector emitter voltage, V CEO = 8 V 7295-6 DESCRIPTION The has a GaAs infrared

More information

Data Sheet. HFBR-0600Z Series SERCOS Fiber Optic Transmitters and Receivers

Data Sheet. HFBR-0600Z Series SERCOS Fiber Optic Transmitters and Receivers HFBR-0600Z Series SERCOS Fiber Optic Transmitters and Receivers Data Sheet SERCOS SERCOS is a SErial Realtime COmmunication System, a standard digital interface for communication between controls and drives

More information

Optocoupler, Phototransistor Output, with Base Connection

Optocoupler, Phototransistor Output, with Base Connection Optocoupler, Phototransistor Output, with Base Connection FEATURES i794-4 DESCRIPTION This datasheet presents five families of Vishay industry standard single channel phototransistor couplers. These families

More information

5 kv rms Signal Isolated High Speed CAN Transceiver with Bus Protection ADM3054

5 kv rms Signal Isolated High Speed CAN Transceiver with Bus Protection ADM3054 Data Sheet 5 kv rms Signal Isolated High Speed CAN Transceiver with Bus Protection FEATURES 5 kv rms signal isolated CAN transceiver 5 V or 3.3 V operation on V DD1 5 V operation on V DD2 V DD2SENSE to

More information

Functional Diagram ANODE CATHODE

Functional Diagram ANODE CATHODE High Bandwidth, Analog/Video Optocouplers Technical Data Features Wide Bandwidth [] : 7 MHz () 9 MHz () High Voltage Gain [] : 2. (). () Low G V Temperature Coefficient: -.%/ C Highly Linear at Low Drive

More information

1 Form A Solid State Relay

1 Form A Solid State Relay 1 Form A Solid State Relay Vishay Semiconductors DIP i1791- SMD DESCRIPTION Vishay solid state relays (SSRs) are miniature, optically coupled relays with high-voltage MOSFET outputs. The LH1518 relays

More information

Features V CC. Applications V O2

Features V CC. Applications V O2 CP-400, CP-40 0 MBd igh CMR ogic Gate Optocouplers Data Sheet ead (Pb) Free RoS fully compliant RoS fully compliant options available; -xxxe denotes a lead-free product 1 NC V CC 4 NC 5 GND ED ON OFF ON

More information

Optocoupler, Phototransistor Output, with Base Connection

Optocoupler, Phototransistor Output, with Base Connection 4N25, 4N26, 4N27, 4N28 Optocoupler, Phototransistor Output, FEATURES A 6 B Isolation test voltage 5000 V RMS Interfaces with common logic families C 2 5 C Input-output coupling capacitance < pf NC 3 4

More information

Optocoupler, Phototransistor Output, High Reliability, 5300 V RMS

Optocoupler, Phototransistor Output, High Reliability, 5300 V RMS Optocoupler, Phototransistor Output, High Reliability, 53 V RMS FEATURES Excellent CTR linearity depending on forward current Isolation test voltage, 53 V RMS A 1 4 C Fast switching times C 2 3 E Low CTR

More information

Optocoupler, Phototransistor Output, Dual Channel, SOIC-8 Package

Optocoupler, Phototransistor Output, Dual Channel, SOIC-8 Package ILD25T, ILD26T, ILD27T, ILD211T, ILD213T Optocoupler, Phototransistor Output, Dual Channel, SOIC-8 Package i17925 A1 C2 A3 C4 i17918-2 8C 7E 6C 5E DESCRIPTION The ILD25T, ILD26T, ILD27T, ILD211T, and ILD213T

More information

Motor control Power factor correction systems. VDE certification conformity. IEC (VDE0884 Part 2)

Motor control Power factor correction systems. VDE certification conformity. IEC (VDE0884 Part 2) TRIPLE-CHANNEL DIGITAL ISOLATOR Features High-speed operation: DC 150 Mbps Low propagation delay:

More information

ACPL-P343 and ACPL-W343 4.0 Amp Output Current IGBT Gate Drive Optocoupler with Rail-to-Rail Output Voltage in Stretched SO6. Features.

ACPL-P343 and ACPL-W343 4.0 Amp Output Current IGBT Gate Drive Optocoupler with Rail-to-Rail Output Voltage in Stretched SO6. Features. ACPL-P and ACPL-W. Amp Output Current IGBT Gate Drive Optocoupler with Rail-to-Rail Output Voltage in Stretched SO Data Sheet Description The ACPL-P/W contains an AlGaAs LED, which is optically coupled

More information

icoupler Digital Isolator ADuM1100

icoupler Digital Isolator ADuM1100 Data Sheet FEATURES High data rate: dc to 00 Mbps (NRZ) Compatible with 3.3 V and 5.0 V operation/level translation 5 C maximum operating temperature Low power operation 5 V operation.0 ma maximum @ Mbps

More information

Optocoupler, Phototransistor Output, High Reliability, 5300 V RMS, Low Input Current

Optocoupler, Phototransistor Output, High Reliability, 5300 V RMS, Low Input Current Optocoupler, Phototransistor Output, High Reliability, 53 V RMS, Low Input Current FEATURES A C 1 2 4 3 C E Operating temperature from -55 C to +11 C Good CTR linearity depending on forward current Isolation

More information

Optocoupler, Phototransistor Output, with Base Connection, 300 V BV CEO

Optocoupler, Phototransistor Output, with Base Connection, 300 V BV CEO SFH64 Optocoupler, Phototransistor Output, with Base Connection, 3 V BV CEO i1794-3 DESCRIPTION The SFH64 is an optocoupler with very high BV CER, a minimum of 3 V. It is intended for telecommunications

More information

MADR-009190-0001TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.

MADR-009190-0001TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features. Features High Voltage CMOS Technology Four Channel Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost Lead-Free SOIC-16 Plastic Package Halogen-Free Green Mold Compound

More information

Photovoltaic MOSFET Driver with Integrated Fast Turn-Off, Solid-State Relay

Photovoltaic MOSFET Driver with Integrated Fast Turn-Off, Solid-State Relay Photovoltaic MOSFET Driver with Integrated Fast Turn-Off, Solid-State Relay i7966_6 Turn Off FEATURES Open circuit voltage at I F = ma, 8. V typical Short circuit current at I F = ma, 5 μa typical Isolation

More information

Optocoupler, Photodarlington Output, Dual Channel, SOIC-8 Package

Optocoupler, Photodarlington Output, Dual Channel, SOIC-8 Package Optocoupler, Photodarlington Output, i179042 DESCRIPTION A1 C 2 A3 C4 8 C 7E 6C 5E The ILD233T is a high current transfer ratio (CTR) optocoupler. It has a gallium arsenide infrared LED emitter and silicon

More information

MADR-009269-0001TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.

MADR-009269-0001TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features. Features High Voltage CMOS Technology Complementary Outputs Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost Plastic SOIC-8 Package 100% Matte Tin Plating over

More information

Optocoupler, Phototransistor Output, with Base Connection

Optocoupler, Phototransistor Output, with Base Connection HA/HA2/HA3/HA4/HA5 FEATURES Interfaces with common logic families Input-output coupling capacitance < pf Industry standard dual-in line 6-pin package A C NC 2 3 6 5 4 B C E Isolation test voltage: 5300

More information

HCPL-3120/J312, HCNW Amp Output Current IGBT Gate Drive Optocoupler. Features HCNW3120. V IORM = 1414 V peak for HCNW3120.

HCPL-3120/J312, HCNW Amp Output Current IGBT Gate Drive Optocoupler. Features HCNW3120. V IORM = 1414 V peak for HCNW3120. HCPL-/J, HCNW. Amp Output Current IGBT Gate Drive Optocoupler Data Sheet Lead (Pb) Free RoHS fully compliant RoHS fully compliant options available; -xxxe denotes a lead-free product Description The HCPL-

More information

Phototriac, Zero Crossing, 1.5 kv/μs dv/dt, 600 V

Phototriac, Zero Crossing, 1.5 kv/μs dv/dt, 600 V Phototriac, Zero Crossing,.5 kv/μs dv/dt, 600 V SMD FEATURES 500 V/μs dv/dt minimum 600 V blocking voltage A 6 MT2 00 ma on-state current DIP i79030_4 C 2 NC 3 ZCC* 4 MT *Zero crossing circuit 5 V D E

More information

QUADRACLOCK QUADRATURE DELAY BUFFER. Features

QUADRACLOCK QUADRATURE DELAY BUFFER. Features DATASHEET ICS672-01/02 Description The ICS672-01/02 are zero delay buffers that generate four output clocks whose phases are spaced at 90 intervals. Based on IDT s proprietary low jitter Phase-Locked Loop

More information

3.3 VOLT ZERO DELAY, LOW SKEW BUFFER ICS Description. Features. Block Diagram DATASHEET

3.3 VOLT ZERO DELAY, LOW SKEW BUFFER ICS Description. Features. Block Diagram DATASHEET DATASHEET 3.3 VOLT ZERO DELAY, LOW SKEW BUFFER ICS671-03 Description The ICS671-03 is a low phase noise, high speed PLL based, 8 output, low skew zero delay buffer. Based on IDT s proprietary low jitter

More information

MM74HC174 Hex D-Type Flip-Flops with Clear

MM74HC174 Hex D-Type Flip-Flops with Clear Hex D-Type Flip-Flops with Clear General Description The MM74HC174 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise immunity,

More information

MADR-009443-0001TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators. Functional Schematic. Features. Description. Pin Configuration 2

MADR-009443-0001TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators. Functional Schematic. Features. Description. Pin Configuration 2 Features Functional Schematic High Voltage CMOS Technology Four Channel Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost 4x4 mm, 20-lead PQFN Package 100% Matte

More information

CD4094BC 8-Bit Shift Register/Latch with 3-STATE Outputs

CD4094BC 8-Bit Shift Register/Latch with 3-STATE Outputs 8-Bit Shift Register/Latch with 3-STATE Outputs General Description The CD4094BC consists of an 8-bit shift register and a 3-STATE 8-bit latch. Data is shifted serially through the shift register on the

More information

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET DATASHEET ICS670-03 Description The ICS670-03 is a high speed, low phase noise, Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. It is identical

More information

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET DATASHEET 1 TO 4 CLOCK BUFFER ICS551 Description The ICS551 is a low cost, high-speed single input to four output clock buffer. Part of IDT s ClockBlocks TM family, this is our lowest cost, small clock

More information

Supertex inc. High Speed Quad MOSFET Driver MD1810. Features. General Description. Applications. Typical Application Circuit

Supertex inc. High Speed Quad MOSFET Driver MD1810. Features. General Description. Applications. Typical Application Circuit inc. High Speed Quad MOSFET Driver Features 6.0ns rise and fall time with 1000pF load 2.0A peak output source/sink current 1.8 to 5.0V input CMOS compatible 5.0 to 12V total supply voltage Smart logic

More information

Features. Modulation Frequency (khz) VDD. PLL Clock Synthesizer with Spread Spectrum Circuitry GND

Features. Modulation Frequency (khz) VDD. PLL Clock Synthesizer with Spread Spectrum Circuitry GND DATASHEET IDT5P50901/2/3/4 Description The IDT5P50901/2/3/4 is a family of 1.8V low power, spread spectrum clock generators capable of reducing EMI radiation from an input clock. Spread spectrum technique

More information

CD4013BC Dual D-Type Flip-Flop

CD4013BC Dual D-Type Flip-Flop CD4013BC Dual D-Type Flip-Flop General Description The CD4013B dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors.

More information

MM74HC4538 Dual Retriggerable Monostable Multivibrator

MM74HC4538 Dual Retriggerable Monostable Multivibrator MM74HC4538 Dual Retriggerable Monostable Multivibrator General Description The MM74HC4538 high speed monostable multivibrator (one shots) is implemented in advanced silicon-gate CMOS technology. They feature

More information

MM74HC273 Octal D-Type Flip-Flops with Clear

MM74HC273 Octal D-Type Flip-Flops with Clear MM74HC273 Octal D-Type Flip-Flops with Clear General Description The MM74HC273 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise

More information

4N35/ 4N36/ 4N37/ 4N38

4N35/ 4N36/ 4N37/ 4N38 Optocoupler, Phototransistor Output, With Base Connection Features Isolation Test Voltage 300 V RMS Interfaces with common logic families Input-output coupling capacitance < pf Industry Standard Dual-in

More information

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop Hex D-Type Flip-Flop Quad D-Type Flip-Flop General Description The CD40174BC consists of six positive-edge triggered D- type flip-flops; the true outputs from each flip-flop are externally available. The

More information

NC7SV86 TinyLogic ULP-A 2-Input Exclusive-OR Gate

NC7SV86 TinyLogic ULP-A 2-Input Exclusive-OR Gate TinyLogic ULP-A 2-Input Exclusive-OR Gate General Description The NC7SV86 is a single 2-Input Exclusive-OR Gate from Fairchild s Ultra Low Power-A (ULP-A) Series of TinyLogic. ULP-A is ideal for applications

More information

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET DATASHEET ICS514 Description The ICS514 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output from a 14.31818 MHz crystal or clock input. The name LOCO stands for

More information

CD4029BC Presettable Binary/Decade Up/Down Counter

CD4029BC Presettable Binary/Decade Up/Down Counter CD4029BC Presettable Binary/Decade Up/Down Counter General Description The CD4029BC is a presettable up/down counter which counts in either binary or decade mode depending on the voltage level applied

More information

ICS650-44 SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

ICS650-44 SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET DATASHEET ICS650-44 Description The ICS650-44 is a spread spectrum clock synthesizer intended for video projector and digital TV applications. It generates three copies of an EMI optimized 50 MHz clock

More information

ICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

ICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET DATASHEET ICS571 Description The ICS571 is a high speed, high output drive, low phase noise Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques.

More information

ICS2402 MULTIPLIER AND ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

ICS2402 MULTIPLIER AND ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET DATASHEET ICS2402 Description The ICS2402 is a high-performance Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase-Locked Loop (PLL) techniques. The chip is part of IDT s ClockBlocks

More information

OLF500: High CMR, High-Speed Logic Gate Hermetic Surface Mount Optocoupler

OLF500: High CMR, High-Speed Logic Gate Hermetic Surface Mount Optocoupler TM DATA SHEET OLF500: High CMR, High-Speed Logic Gate Hermetic Surface Mount Optocoupler Features Hermetic SMT flat-pack package Electrical parameters guaranteed over 55 C to +125 C ambient temperature

More information

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset October 1987 Revised March 2002 CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset General Description The CD4027BC dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits

More information

Application Bulletin AB-2 Isolator High Voltage Safety Standards

Application Bulletin AB-2 Isolator High Voltage Safety Standards Application Bulletin AB-2 Isolator High Voltage Safety Standards IsoLoop Isolators have exceptional high-voltage performance and meet applicable safety standards. The standards summarized in this Bulletin

More information

Optocoupler, Phototransistor Output, AC Input, with Base Connection

Optocoupler, Phototransistor Output, AC Input, with Base Connection Optocoupler, Phototransistor Output, AC Input, with Base Connection HAA Vishay Semiconductors 2842- DESCRIPTION i7900-2 The HAA is a bi-directional input optically coupled isolator consisting of two inverse

More information

Optocoupler, Phototransistor Output, with Base Connection in SOIC-8 Package

Optocoupler, Phototransistor Output, with Base Connection in SOIC-8 Package Optocoupler, Phototransistor Output, FEATURES High BV CEO, 70 V Vishay Semiconductors i79002 A K NC NC 2 3 4 8 7 6 5 NC B C E Isolation test voltage, 4000 V RMS Industry standard SOIC-8A surface mountable

More information

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate General Description The CD4001BC and CD4011BC quad gates are monolithic complementary MOS (CMOS) integrated

More information

74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

74LS193 Synchronous 4-Bit Binary Counter with Dual Clock 74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is provided by having all flip-flops

More information

SPREAD SPECTRUM CLOCK GENERATOR. Features

SPREAD SPECTRUM CLOCK GENERATOR. Features DATASHEET ICS7152 Description The ICS7152-01, -02, -11, and -12 are clock generators for EMI (Electro Magnetic Interference) reduction (see below for frequency ranges and multiplier ratios). Spectral peaks

More information

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch with Level-Shifter) DG2302 DESCRIPTION The DG2302 is a high-speed, 1-bit, low power, TTLcompatible bus switch. Using sub-micron CMOS technology,

More information

IRS2004(S)PbF HALF-BRIDGE DRIVER. Features. Product Summary. Packages

IRS2004(S)PbF HALF-BRIDGE DRIVER. Features. Product Summary. Packages Features Floating channel designed for bootstrap operation Fully operational to + V Tolerant to negative transient voltage, dv/dt immune Gate drive supply range from V to V Undervoltage lockout. V, V,

More information

Isolated RS485 Interface. Features

Isolated RS485 Interface. Features Isolated RS485 Interface Functional Diagram DE D R RE IL485 ISODE A B Features 3.3 Input Supply Compatible 2500 RMS Isolation (1 min.) 25 ns Maximum Propagation Delay 35 Mbps Data Rate 1 ns Pulse Skew

More information

CD4029BC Presettable Binary/Decade Up/Down Counter

CD4029BC Presettable Binary/Decade Up/Down Counter Presettable Binary/Decade Up/Down Counter General Description The CD4029BC is a presettable up/down counter which counts in either binary or decade mode depending on the voltage level applied at binary/decade

More information

Obsolete Product(s) - Obsolete Product(s)

Obsolete Product(s) - Obsolete Product(s) DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR HIGH SPEED : f MAX = 48MHz (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC =2µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V IL = 0.8V

More information

10 Megabaud Versatile Link Fiber Optic Transmitter and Receiver for 1 mm POF and 200 μm HCS. Features. Applications

10 Megabaud Versatile Link Fiber Optic Transmitter and Receiver for 1 mm POF and 200 μm HCS. Features. Applications HFBR-Z Series HFBR-Z Transmitter HFBR-Z Receiver Megabaud Versatile Link Fiber Optic Transmitter and Receiver for mm POF and μm HCS Data Sheet Description The HFBR-Z Series consists of a fiber-optic transmitter

More information

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT373 octal D-type latches and MM74HCT374 Octal D-type flip flops advanced silicongate CMOS technology, which provides

More information

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control August 1986 Revised February 1999 DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control General Description The DM74LS191 circuit is a synchronous, reversible, up/ down counter. Synchronous operation

More information

Data Sheet. HCMS-235x CMOS Extended Temperature Range 5 x 7 Alphanumeric Display. Features. Description. Typical Applications

Data Sheet. HCMS-235x CMOS Extended Temperature Range 5 x 7 Alphanumeric Display. Features. Description. Typical Applications HCMS-235x CMOS Extended Temperature Range 5 x 7 Alphanumeric Display Data Sheet Description This sunlight viewable 5 x 7 LED four-character display is contained in 12 pin dual-in-line packages designed

More information

ICS NETWORKING CLOCK SYNTHESIZER AND ZERO DELAY BUFFER. Features. Description. Block Diagram DATASHEET

ICS NETWORKING CLOCK SYNTHESIZER AND ZERO DELAY BUFFER. Features. Description. Block Diagram DATASHEET DATASHEET ICS680-01 Description The ICS680-01 generates four high-frequency clock outputs and a reference from a 25 MHz crystal or clock input. The device includes a low-skew, single input to four output

More information

SR70 RailClamp Low Capacitance TVS Diode Array

SR70 RailClamp Low Capacitance TVS Diode Array RailClamp Description RailClamps are surge rated diode arrays designed to protect high speed data interfaces. The SR7 has been specifically designed to protect sensitive components which are connected

More information

Y.LIN ELECTRONICS CO.,LTD.

Y.LIN ELECTRONICS CO.,LTD. Features Current transfer ratio (CTR 50~600% at I F =5mA, V CE =5V) High isolation voltage between input and output (Viso=5000 V rms ) Creepage distance >7.62 mm Operating temperature up to +110 C Compact

More information

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook. 1997 Jun 30

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook. 1997 Jun 30 INTEGRATED CIRCUITS IC24 Data Handbook 1997 Jun 30 FEATURES Wide supply voltage range of 1.2 V to 3.6 V In accordance with JEDEC standard no. 8-1A Inputs accept voltages up to 5.5 V CMOS low power consumption

More information

DM74121 One-Shot with Clear and Complementary Outputs

DM74121 One-Shot with Clear and Complementary Outputs June 1989 Revised July 2001 DM74121 One-Shot with Clear and Complementary Outputs General Description The DM74121 is a monostable multivibrator featuring both positive and negative edge triggering with

More information

2 TO 4 DIFFERENTIAL PCIE GEN1 CLOCK MUX ICS557-06. Features

2 TO 4 DIFFERENTIAL PCIE GEN1 CLOCK MUX ICS557-06. Features DATASHEET 2 TO 4 DIFFERENTIAL PCIE GEN1 CLOCK MUX ICS557-06 Description The ICS557-06 is a two to four differential clock mux designed for use in PCI-Express applications. The device selects one of the

More information

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch) High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch) DG2301 ishay Siliconix DESCRIPTION The DG2301 is a high-speed, 1-bit, low power, TTLcompatible bus switch. Using sub-micron CMOS technology,

More information

ICS650-01 SYSTEM PERIPHERAL CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS650-01 SYSTEM PERIPHERAL CLOCK SOURCE. Description. Features. Block Diagram DATASHEET DATASHEET ICS650-01 Description The ICS650-01 is a low-cost, low-jitter, high-performance clock synthesizer for system peripheral applications. Using analog/digital Phase-Locked Loop (PLL) techniques,

More information

Features. Phase Detector, Charge Pump, and Loop Filter. External feedback can come from CLK or CLK/2 (see table on page 2)

Features. Phase Detector, Charge Pump, and Loop Filter. External feedback can come from CLK or CLK/2 (see table on page 2) DATASHEET ICS570 Description The ICS570 is a high-performance Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. The A version is recommended

More information

M74HC4078TTR 8-INPUT NOR/OR GATE

M74HC4078TTR 8-INPUT NOR/OR GATE 8-INPUT NOR/OR GATE HIGH SPEED: t PD = 10ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:

More information

Optocoupler, Phototransistor Output (Dual, Quad Channel)

Optocoupler, Phototransistor Output (Dual, Quad Channel) ILD65, ILQ65 Vishay Semiconductors Optocoupler, Phototransistor Output (Dual, Quad hannel) FEATURES Dual hannel Quad hannel A A A 2 3 4 2 8 7 6 5 6 5 E E E Identical channel to channel footprint Dual and

More information

+5 V Powered RS-232/RS-422 Transceiver AD7306

+5 V Powered RS-232/RS-422 Transceiver AD7306 a FEATURES RS- and RS- on One Chip Single + V Supply. F Capacitors Short Circuit Protection Excellent Noise Immunity Low Power BiCMOS Technology High Speed, Low Skew RS- Operation C to + C Operations APPLICATIONS

More information

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches General Description The CD4043BC are quad cross-couple 3-STATE CMOS NOR latches, and the CD4044BC are quad cross-couple 3- STATE

More information

CD40192BC CD40193BC Synchronous 4-Bit Up/Down Decade Counter Synchronous 4-Bit Up/Down Binary Counter

CD40192BC CD40193BC Synchronous 4-Bit Up/Down Decade Counter Synchronous 4-Bit Up/Down Binary Counter Synchronous 4-Bit Up/Down Decade Counter Synchronous 4-Bit Up/Down Binary Counter General Description The CD40192BC and CD40193BC up/down counters are monolithic complementary MOS (CMOS) integrated circuits.

More information

SDC15. TVS Diode Array for ESD Protection of 12V Data and Power Lines. PROTECTION PRODUCTS Description. Features. Mechanical Characteristics

SDC15. TVS Diode Array for ESD Protection of 12V Data and Power Lines. PROTECTION PRODUCTS Description. Features. Mechanical Characteristics Description The SDC15 transient voltage suppressor (TVS) is designed to protect components which are connected to data and transmission lines from voltage surges caused by electrostatic discharge (ESD),

More information

74F174 Hex D-Type Flip-Flop with Master Reset

74F174 Hex D-Type Flip-Flop with Master Reset Hex D-Type Flip-Flop with Master Reset General Description The 74F174 is a high-speed hex D-type flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the

More information

NC7SV74 TinyLogic ULP-A D-Type Flip-Flop with Preset and Clear

NC7SV74 TinyLogic ULP-A D-Type Flip-Flop with Preset and Clear NC7SV74 TinyLogic ULP-A D-Type Flip-Flop with Preset and Clear Features Space-saving US8 surface-mount package MicroPak Pb-free leadless package 0.9V to 3.6V V CC supply operation 3.6V over-voltage tolerant

More information

High and Low Side Driver

High and Low Side Driver High and Low Side Driver Features Product Summary Floating channel designed for bootstrap operation Fully operational to 200V Tolerant to negative transient voltage, dv/dt immune Gate drive supply range

More information

Photolink- Fiber Optic Receiver PLR135/T1

Photolink- Fiber Optic Receiver PLR135/T1 Features High PD sensitivity optimized for red light Data : NRZ signal Low power consumption for extended battery life Built-in threshold control for improved noise Margin The product itself will remain

More information

HCF4010B HEX BUFFER/CONVERTER (NON INVERTING)

HCF4010B HEX BUFFER/CONVERTER (NON INVERTING) HEX BUFFER/CONVERTER (NON INVERTING) PROPAGATION DELAY TIME: t PD = 50ns (Typ.) at V DD = 10V C L = 50pF HIGH TO LOW LEVEL LOGIC CONVERSION MULTIPLEXER: 1 TO 6 OR 6 TO 1 HIGH "SINK" AND "SOURCE" CURRENT

More information

Features. Specifications V CC2 V OUT DESAT 9, 12 V EE. Applications V CLAMP V LED

Features. Specifications V CC2 V OUT DESAT 9, 12 V EE. Applications V CLAMP V LED ACPL-J. Amp Output Current IGBT Gate Driver Optocoupler with Integrated (V CE ) Desaturation Detection, UVLO Fault Status Feedback and Active Miller Clamping Data Sheet Lead (Pb) Free RoHS fully compliant

More information

3-Channel Supervisor IC for Power Supply

3-Channel Supervisor IC for Power Supply 3-Channel Supervisor IC for Power Supply Features Over-voltage protection and lockout Under-voltage protection and lockout Open drain power good output signal Built-in 300mS delay for power good 38mS de-bounce

More information

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features DATASHEET ICS280 Description The ICS280 field programmable spread spectrum clock synthesizer generates up to four high-quality, high-frequency clock outputs including multiple reference clocks from a low-frequency

More information

LC03-6. Low Capacitance TVS for High-Speed Data Interfaces. Features. Description. Mechanical Characteristics. Applications

LC03-6. Low Capacitance TVS for High-Speed Data Interfaces. Features. Description. Mechanical Characteristics. Applications Description The LC0- transient voltage suppressor is designed to protect components which are connected to high speed telecommunication lines from voltage surges caused by lightning, electrostatic discharge

More information