Computer Engineering: MS Program Overview, Fall 2013



Similar documents
Computer Engineering: Incoming MS Student Orientation Requirements & Course Overview

On-Chip Communications Network Report

Optimizing Configuration and Application Mapping for MPSoC Architectures

Coursework for MS leading to PhD in Electrical Engineering. 1 Courses for Digital Systems and Signal Processing

NATIONAL SUN YAT-SEN UNIVERSITY

Academic Course Description

From Bus and Crossbar to Network-On-Chip. Arteris S.A.

Degree Requirements

Curriculum for a Master s Degree in ECE with focus on Mixed Signal SOC Design

The Emerging Trends in Electrical and Computer Engineering

List of courses MEngg (Computer Systems)

Course Semester Language of Code InstructionDegree College Department Major/Elective Credit Course Type Evaluation College of System.

Depth and Excluded Courses

Architectures and Platforms

ELEC 5260/6260/6266 Embedded Computing Systems

A Generic Network Interface Architecture for a Networked Processor Array (NePA)

ESE566 REPORT3. Design Methodologies for Core-based System-on-Chip HUA TANG OVIDIU CARNU

SECOND YEAR. Major Subject 3 Thesis (EE 300) 3 Thesis (EE 300) 3 TOTAL 3 TOTAL 6. MASTER OF ENGINEERING IN ELECTRICAL ENGINEERING (MEng EE) FIRST YEAR

The Department of Electrical and Computer Engineering (ECE) offers the following graduate degree programs:

Serial port interface for microcontroller embedded into integrated power meter

Chapter 2 Heterogeneous Multicore Architecture

A bachelor of science degree in electrical engineering with a cumulative undergraduate GPA of at least 3.0 on a 4.0 scale

EECS PhD Comprehensive Examination Guidelines

Jack Baskin School of Engineering The University of California, Santa Cruz. Steve Kang, Dean and Prof. of Electrical Engineering October 15, 2003

Electrical and Computer Engineering (ECE)

Bob Boothe. Education. Research Interests. Teaching Experience

Making Multicore Work and Measuring its Benefits. Markus Levy, president EEMBC and Multicore Association

COMPUTER ENGINEERING DEGREE FOCUS AREAS GUIDE

AN EFFICIENT DESIGN OF LATCHES FOR MULTI-CLOCK MULTI- MICROCONTROLLER SYSTEM ON CHIP FOR BUS SYNCHRONIZATION

Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow

Outline. Introduction. Multiprocessor Systems on Chip. A MPSoC Example: Nexperia DVP. A New Paradigm: Network on Chip

Computer Engineering as a Discipline

Master of Science in Computer Science

Embedded systems in the Masters education at KTH

Why Graduate School? By Majid Ahmadi. Associate Dean of Research and Graduate Studies

Multiprocessor System-on-Chip

SOC architecture and design

Undergraduate Major in Computer Science and Engineering

on-chip and Embedded Software Perspectives and Needs

The Master s Degree Program in Electrical and Computer Engineering

Qsys and IP Core Integration

Master Specialization in Digital Design: Design and Programming of Embedded Systems

M.S. in Electrical Engineering

ISSCC 2004 / SESSION 17 / MEMS AND SENSORS / 17.4

OpenSoC Fabric: On-Chip Network Generator

Lesson 7: SYSTEM-ON. SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY. Chapter-1L07: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education

Master of Science (Electrical Engineering) MS(EE)

MS and PhD Degree Requirements

How To Get A Computer Science Degree

Low-Overhead Hard Real-time Aware Interconnect Network Router

Architectural Level Power Consumption of Network on Chip. Presenter: YUAN Zheng

Computer System Design. System-on-Chip

CSEE W4824 Computer Architecture Fall 2012

A Low-Latency Asynchronous Interconnection Network with Early Arbitration Resolution

Introduction to System-on-Chip

imtech Curriculum Presentation

State-of-Art (SoA) System-on-Chip (SoC) Design HPC SoC Workshop

How To Get A Computer Engineering Degree

Master of Science in Electrical and Computer Engineering

7a. System-on-chip design and prototyping platforms

Computer and Systems Engineering (CSE) Master of Science Programs

An Open Architecture through Nanocomputing

Introduction to Exploration and Optimization of Multiprocessor Embedded Architectures based on Networks On-Chip

Agenda. Michele Taliercio, Il circuito Integrato, Novembre 2001

Interconnection Generation for System-on-Chip Design and Design Space Exploration

Embedded Computing Systems TUK Curriculum

What will I learn as an Electrical Engineering student?

INTRODUCTION TO DIGITAL SYSTEMS. IMPLEMENTATION: MODULES (ICs) AND NETWORKS IMPLEMENTATION OF ALGORITHMS IN HARDWARE

Implementation of Wireless Gateway for Smart Home

Digital Systems Design! Lecture 1 - Introduction!!

LONG BEACH CITY COLLEGE MEMORANDUM

Testing of Digital System-on- Chip (SoC)

System on Chip Design. Michael Nydegger

Department of Computer Science

CONTROL DATA" 3200 Computer system / ~eal Time Applications

Session II: Systems, Software, and Applications Research for the Semiconductor Industry

ELECTRICAL ENGINEERING

In-network Monitoring and Control Policy for DVFS of CMP Networkson-Chip and Last Level Caches

Ming Hsieh Department of Electrical Engineering New Graduate Student Welcome

Power Reduction Techniques in the SoC Clock Network. Clock Power

ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT

Systems on Chip Design

PROPOSED CHANGES TO THE ELECTRICAL ENGINEERING DEGREE PROGRAM IN THE COLLEGE OF ENGINEERING SECTION IN THE UNDERGRADUATE CATALOG

How To Learn To Understand And Understand The Physics Of Chemistry

Realization of Your Dream: Higher Study, Partnership, Collaboration Opportunities

Transcription:

Computer Engineering: MS Program Overview, Fall 2013 Prof. Steven Nowick (nowick@cs.columbia.edu) Chair, (on sabbatical) Prof. Charles Zukowski (caz@columbia.edu) Acting Chair,

Overview of Program The Fu Foundation School of Engineering and Applied Science Interdisciplinary program: joint between CS and EE Covers cross-cutting areas in overlap between the 2 departments Focus = systems hardware/software (and networking) Popular area in many top schools: Computer (systems) Engineering programs (Stanford, UCLA, USC) ECE departments (CMU, UCSD, U. Wisconsin) CSE departments (U. Washington, UCSD) EECS departments (MIT, UC Berkeley, U. of Michigan) History at Columbia: BS program: since 1994 MS program: since 2004 largest interdepartmental major within Engineering School

Overview of Program (cont.) Incoming Fall-13 MS class: 27 students 2013: 285 applicants; 2012: 234 applicants; 2011: 171 applicants; 2010: 118 applicants Total # of MS students (Fall-13): 59 students Computer Engineering Faculty 2013: 11 total CS (7): Carloni, Edwards, Kim, Misra, Nowick, Rubenstein, Sethumadhavan EE (4): Seok, Shepard, Zukowski, Zussman 1994: 3 total CS (2): Nowick, Unger EE (1): Zukowski

Computer Engineering Faculty: Summary Prof. Luca Carloni (CS) (sabbatical 13-14) [luca@cs.columbia.edu] Prof. Stephen Edwards (CS) [sedwards@cs.columbia.edu] Prof. Martha Kim (CS) [martha@cs.columbia.edu] Prof. Vishal Misra (CS) [misra@cs.columbia.edu] Prof. Steven Nowick (CS) (sabbatical 13-14) [nowick@cs.columbia.edu] Prof. Dan Rubenstein (CS) [danr@cs.columbia.edu] Prof. Mingoo Seok (EE) (leave F 13) [mingoo@ee.columbia.edu] Prof. Simha Sethumadhavan (CS) (sabbatical F 13) [simha@cs.columbia.edu] Prof. Ken Shepard (EE) [shepard@ee.columbia.edu] Prof. Charles Zukowski (EE) [caz@ee.columbia.edu] Prof. Gil Zussman (EE) [gil@ee.columbia.edu] Contacts: Administrative: Elsa Sanchez (elsa@ee.columbia.edu) Faculty: Prof. Charles Zukowski, acting chair (caz@columbia.edu)

MS Project Opportunities Worked out individually with faculty for credit: signing up for project courses for stipend: over summers Typically requires student: The Fu Foundation School of Engineering and Applied Science to demonstrate sufficient background (and strengths) usually, must first do well in relevant 4000-/6000-level course

Computer Engineering Research Faculty strength across wide range of high-impact/cutting-edge areas many collaborative research projects + grants 7 main research areas: Digital/VLSI Design Computer Architecture/Parallel Systems Embedded Systems System-on-Chip (SoC)/Network-on-Chip (NoC) Asynchronous/Mixed-Timing Design Computer-Aided Design (CAD) Networking and Communications 2-5 faculty per area (including overlaps)

Highlights: Some Faculty Research Projects Next-generation parallel computers (software/hardware) [Kim, Sethumadhavan] Systems-on-chip (SoC) / networks-on-chip (NoC) [Carloni, Nowick] Embedded systems (sw/hw): consumer electronics, automotive, robotics, medical [Edwards] Wireless sensor networks [Misra, Rubenstein, Zussman + other EE faculty: Kinget, et al.] Ultra-low energy digital/vlsi systems [Nowick, Seok, Zukowski + other EE faculty: Tsividis] Mixed photonic/digital systems [Carloni + other EE faculty: Bergman] Clockless digital systems ( asynchronous ) [Nowick] Bio-chips: interfacing electronics + DNA/proteins [Shepard] Gene network simulation [Zukowski] Secure computers [Sethumadhavan + other CS faculty: Bellovin, Keromytis] Intelligent buildings [Carloni]

Research: Digital/VLSI Design Designing complex, high-speed and low-power digital systems: pipelined interconnect fabrics security-hardened components fault-tolerant circuits ultra-low power systems high-speed arithmetic circuits Advanced VLSI design: clocking structures: resonant clocking A/D converters, filters, sensors, memories, biochips, neural networks adaptive voltage scaling Faculty: Nowick, Seok, Shepard, Zukowski

Research: Computer Architecture/Parallel Systems Composable lightweight processors Tile-based multicore systems Parallel software: programming/compilers Shared memory parallel processors (synchronous, asynchronous) Automatic legacy code parallelization/compiler optimization Memory system design Simulation of complex parallel systems Faculty: Kim, Sethumadhavan (also, Carloni, Nowick)

Research: Embedded Systems Embedded systems = processors used for dedicated applications automotive, cell phones, digital cameras, aerospace, sensors, medical, Challenge: integrated design/optimization of hardware + software Areas: software/hardware compilers precision real-time systems modeling and synthesis of device drivers domain-specific languages Faculty: Edwards (also, Carloni)

Research: System-on-Chip/Network-on-Chip Goal: scalable structures for complex heterogeneous digital systems System-on-Chip (SoC) = integrate entire system on single chip Network-on-Chip (NoC) = connected with flexible communication fabric Areas: composable latency-insensitive systems GALS (globally-async, locally-sync) systems performance analysis optimization photonic on-chip networks Faculty: Carloni, Nowick

Research: Asynchronous/Mixed-Timing Design Asynchronous = clockless systems Digital components communicate flexibly on local channels Potential benefits: low power, modularity ( plug-and-play assembly) ease-of-design, no clock distribution Applications: consumer electronics high-speed interconnection networks for parallel processors Mixed-Timing = GALS-style systems (globally async/locally sync) Potential benefits: integrate different clocked components using asynchronous fabric Faculty: Nowick

Research: Computer-Aided Design (CAD) Goal = software design/optimization tools for digital systems Major driver for advances in microelectronics: multi-billion dollar industry Includes: develop sophisticated optimization algorithms for circuits and systems software tool package development Targets: cost functions: power, area, latency, throughput, robustness Integrated cross-cutting research: software+theory (algorithms)+hardware Faculty: Carloni, Nowick (also Edwards)

Research: Networking and Communications Basic problem: managing and moving information Physical <-> logical layers Performance modeling/analysis/design of communication algorithms Internet, ad-hoc, local communications Optics, wireless Mobile sensor networks Secure/resilient communication strategies Self-tuning/adaptive structures Faculty: Misra, Rubenstein, Zussman ( more in EE/CS networking groups)