Fourth generation MOSFET model and its VHDL-AMS implementation



Similar documents
CHAPTER 10 Fundamentals of the Metal Oxide Semiconductor Field Effect Transistor

Transconductance. (Saturated) MOSFET Small-Signal Model. The small-signal drain current due to v gs is therefore given by

Lecture 9 - MOSFET (I) MOSFET I-V Characteristics. October 6, 2005

MOSFET DEVICE MODELING FOR ANALOG CIRCUITS DESIGN

Lecture 8 MOSFET(I) MOSFET I-V CHARACTERISTICS

Lecture 9 - MOSFET (I) MOSFET I-V Characteristics. March 6, 2003

An Introduction to the EKV Model and a Comparison of EKV to BSIM

BJT Ebers-Moll Model and SPICE MOSFET model

The MOSFET Transistor

Introduction to PSP MOSFET Model

An analytical gate tunneling current model for MOSFETs

Lecture 090 Large Signal MOSFET Model (3/24/10) Page 090-1

Lecture 9 MOSFET(II) MOSFET I-V CHARACTERISTICS(contd.)

The MOS Transistor in Weak Inversion

EDC Lesson 12: Transistor and FET Characteristics EDCLesson12- ", Raj Kamal, 1

EE-612: Nanoscale Transistors (Advanced VLSI Devices) Spring 2005

CONTENTS. Preface Energy bands of a crystal (intuitive approach)

MOS Capacitor CHAPTER OBJECTIVES

Sheet Resistance = R (L/W) = R N L

MOS (metal-oxidesemiconductor) 李 2003/12/19

Semiconductor doping. Si solar Cell

Modeling the Characteristics of a High-k HfO 2 -Ta 2 O 5 Capacitor in Verilog-A

Bob York. Transistor Basics - MOSFETs

SPICE MOSFET Declaration

Introduction to VLSI Fabrication Technologies. Emanuele Baravelli

Electron mobility in MOSFETs with ultrathin RTCVD silicon nitride/oxynitride stacked gate dielectrics

Integrated Circuits & Systems

CO2005: Electronics I (FET) Electronics I, Neamen 3th Ed. 1

DESIGN, FABRICATION AND ELETRICAL CHARACTERIZATION OF SOI FINFET TRANSISTORS

Advanced VLSI Design CMOS Processing Technology

Solid State Detectors = Semi-Conductor based Detectors

Simulation of Gate Leakage Currents in UTB MOSFETs and Nanowires Andreas Schenk ETH Zurich

Evaluation of the Surface State Using Charge Pumping Methods

MOS Transistors as Switches

Mansun Chan, Xuemei Xi, Jin He, and Chenming Hu

High Open Circuit Voltage of MQW Amorphous Silicon Photovoltaic Structures

A PHYSICAL MODEL FOR MOSFET OUTPUT RESISTANCE. by J. H. Huang, 2. H. Liu, M. C. Jeng, P. K. KO, C. Hu. Memorandum No.

Lecture 030 DSM CMOS Technology (3/24/10) Page 030-1

Fabrication and Characterization of N- and P-Type a-si:h Thin Film Transistors

EM Noise Mitigation in Circuit Boards and Cavities

MOSFET N-channel enhancement switching transistor IMPORTANT NOTICE. use

Automotive MOSFETs in Linear Applications: Thermal Instability

Photonic components for signal routing in optical networks on chip

Digital Integrated Circuit (IC) Layout and Design - Week 3, Lecture 5

Understanding Plastics Engineering Calculations

Micro-Power Generation

Silicon Sensors for CMS Tracker at High-Luminosity Environment - Challenges in particle detection -

Fig6-22 CB configuration. Z i [6-54] Z o [6-55] A v [6-56] Assuming R E >> r e. A i [6-57]

Predicted Performance Advantages of Carbon Nanotube Transistors with Doped Nanotubes as Source/Drain

Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications

AN3022. Establishing the Minimum Reverse Bias for a PIN Diode in a High-Power Switch. 1. Introduction. Rev. V2

Field-Effect (FET) transistors

Here we introduced (1) basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices.

Tobias Märkl. November 16, 2009

Chapter 5. Second Edition ( 2001 McGraw-Hill) 5.6 Doped GaAs. Solution

DE N06A RF Power MOSFET

Lecture Notes 3 Introduction to Image Sensors

Substrate maturity and readiness in large volume to support mass adoption of ULP FDSOI platforms. SOI Consortium Conference Tokyo 2016

Chapter 10 Advanced CMOS Circuits

Simulation and Design of Printed Circuit Boards Utilizing Novel Embedded Capacitance Material

AP331A XX G - 7. Lead Free G : Green. Packaging (Note 2)

TSM2N7002K 60V N-Channel MOSFET

California Eastern Laboratories AN1023 Converting GaAs FET Models For Different Nonlinear Simulators

ENS 07 Paris, France, 3-4 December 2007

Suppression of Four Wave Mixing in 8 Channel DWDM System Using Hybrid Modulation Technique

Avalanche Photodiodes: A User's Guide

Embedded Integrated Inductors With A Single Layer Magnetic Core: A Realistic Option

LAB IV. SILICON DIODE CHARACTERISTICS

ME 305 Fluid Mechanics I. Part 8 Viscous Flow in Pipes and Ducts

Metal Gate / High-k Reliability Characterization: From Research to Development and Manufacturing. Andreas Kerber, PhD Technology Research Group

Silicon Wafer Solar Cells

Lecture 23 - Frequency Response of Amplifiers (I) Common-Source Amplifier. December 1, 2005

Silicon-On-Glass MEMS. Design. Handbook

N-channel enhancement mode TrenchMOS transistor

ENEE 313, Spr 09 Midterm II Solution

Effect of design parameters on temperature rise of windings of dry type electrical transformer

Characteristics of blocking voltage for power 4H-SiC BJTs with mesa edge termination

Analyzing Electrical Effects of RTA-driven Local Anneal Temperature Variation

Application Note AN-1194

Introduction to VLSI design (EECS 467)

A I DM. W/ C V GS Gate-to-Source Voltage ± 20. Thermal Resistance Symbol Parameter Typ. Max. Units

Quantum Mechanics: Postulates

School of Engineering Department of Electrical and Computer Engineering

Features. Applications. Transmitter. Receiver. General Description MINIATURE MODULE. QM MODULATION OPTIMAL RANGE 1000m

Chapter 4 Indium Tin Oxide Films Deposited by d.c. Sputtering

StarRC Custom: Next-Generation Modeling and Extraction Solution for Custom IC Designs

AN105. Introduction: The Nature of VCRs. Resistance Properties of FETs

A I DM. W/ C V GS Gate-to-Source Voltage ± 12. Thermal Resistance Symbol Parameter Typ. Max. Units

MOS Transistor 6.1 INTRODUCTION TO THE MOSFET

Materials for Organic Electronic. Jeremy Burroughes FRS FREng

Characteristic and use

Semiconductors, diodes, transistors

Matter, Materials, Crystal Structure and Bonding. Chris J. Pickard

3. Diodes and Diode Circuits. 3. Diodes and Diode Circuits TLT-8016 Basic Analog Circuits 2005/2006 1

Application Note AN-940

Determination of the relative permittivity of the AlGaN barrier layer in strained AlGaN/GaN heterostructures

Transcription:

Fourth generation MOSFET model and its VHDL-AMS implementation Fabien Prégaldiny and Christophe Lallement fabien.pregaldiny@phase.c-strasbourg.fr ERM-PHASE, Parc d innovation, BP 10413, 67412 Illkirch cedex, France

Outline Introduction The 4 th generation of MOSFET models New quantum surface potential model Model implementation in VHDL-AMS Results and comparison with experiments Conclusion 2

Outline Introduction The 4 th generation of MOSFET models New quantum surface potential model Model implementation in VHDL-AMS Results and comparison with experiments Conclusion 3

Introduction Scaling of CMOS technology Thinner gate oxide t ox Greater substrate doping level N a Increasing importance of quantum mechanical effects (QME) and polydepletion effect (PDE) Increase of model complexity and number of parameters (e.g. BSIM 3, BSIM 4) Development of a new physics-based model Analytical surface-potential-based model QME included in a fully transparent way Straightforward use of a charge sheet model 4

Outline Introduction The 4 th generation of MOSFET models New quantum surface potential model Model implementation in VHDL-AMS Results and comparison with experiments Conclusion 5

History of compact models L g > 2 µm Entry into the submicronic era L g < 0.5 µm 10µm 1µm 0.1µm 6

Major compact models 3 rd generation 4 th generation BSIM 3v3, BSIM 4: threshold-voltage-based models Regional approximations Smoothing functions used as a model (e.g. drain current) Increasing complexity, dramatic number of parameters EKV 3.0: charge linearization model Bulk used as a reference: symmetric model structure Alternative to surface-potential-based models MM 11, SP: surface-potential-based models Models close to physics Explicit formulation of the surface potential Symmetric model structure (idem EKV) 7

Surface-potential potential-based model Why φ s -based models? Starting point is Brews s model which is totally symmetric and satisfies all benchmark tests No discrepancies between I-V and C-V models Single equation for the whole operation range Major drawback: time consuming!! Solution: explicit approximation [1-2] such as φ = fv (, V ) s gb ch [1] R. van Langevelde and F. M. Klaassen, Solid- State Electronics, vol. 44, pp. 409-418, 2000. [2] T. L. Chen and G. Gildenblat, Solid-State Electronics, vol. 45, pp. 335-339, 2001. 8

Outline Introduction The 4 th generation of MOSFET models New quantum surface potential model Model implementation in VHDL-AMS Results and comparison with experiments Conclusion 9

Quantum mechanical effects High channel doping and ultra-thin gate oxides result in a very high normal field at the Si -SiO 2 interface, which in turns leads to: Significant bending of the energy bands Narrow potential well at the interface Quantization of the carriers motion in the direction to the interface Splitting of the conduction (valence) band into discrete subbands Displacement of the inversion (accumulation) layer carrier distribution from the interface 10

Quantum mechanical effects Energy band diagram (in transversal direction) of an n-mosfet 11

Resulting effects QM & PD effects change the relationship between charges and applied voltages Increased surface potential φ s Reduced inversion charge Q inv Increased threshold voltage V th Reduced drain current I d... C-V characteristics are particularly affected Analog and RF design require a consistent modeling of all electrical characteristics 12

QME modeling inversion Approximation of the variational approach Concept of moderate inversion approximation [3] bv (, V ) g ch 12 m q 2 εsi ( V, V ) 3 where n all is the equivalent carrier density 2 n all g ch 2 Cox n ( V, V ) = V V V q ( ) all g ch g to ch and V g an hyperbolic smoothing function 1/3 [3] F. Prégaldiny, C. Lallement, R. van Langevelde and D. Mathiot, Solid-State Electronics, vol. 48, pp. 427-435, 2004. 13

QME modeling inversion Quantum shift of the conduction band, i.e. pseudo bandgap widening E ( V, V ) bv (, V ) w g ch g ch In terms of surface potential we get δφ ( V, V ) = E ( V, V )/ q s g ch w g ch 2 This provides an explicit relationship between the quantum increment of the surface potential and the gate and source/drain voltages. 14

Model validation inversion Comparison between the quantum and classical models 15

QME modeling accumulation Structure of the valence band more complex How to achieve a simple, analytical and efficient model? Triangular potential well approximation We should take into account several energy levels... Problem: how then to define a pseudo bandgap widening as in inversion? Choice of a semi-empirical approach Definition of an equivalent density of majority carriers [4]: p acc ( V ) g C = 2 ox q 1 i = ( V V ) g a i fb i [4] F. Prégaldiny, C. Lallement and D. Mathiot, Solid-State Electronics, vol. 48, pp. 781-787, 2004. 16

QME modeling accumulation Quantum shift of the valence band, i.e. pseudo bandgap widening 23 E ( V ) F ( V ) where w g eff g Feff pacc( Vg ) In the same way than in inversion we get δφ ( V ) = E ( V )/ q s g w g Finally, in both inversion and accumulation regions, the surface potential is defined as: φ = φ ± δφ s [ qm] s s at a given bias ( V, V, V ) gb db sb 17

Full model validation Surface potential computed as a function of gate voltage Symbols represent results obtained by a self-consistent resolution of the Schrödinger and Poisson equations. 18

Charge sheet model Definitions of the charges: Q = γ C φ b ox s ( ) Q = Q + Q g inv b ( φ φ ) Q = C V V Q inv ox gb fb s p b Evaluating the transcapacitances: C ij Q + i for i = j Vj = where i, j = Q i for i j Vj g, s, d or b 19

Comp. with S-P S P simulations Gate transcapacitance as a function of gate voltage 20

Outline Introduction The 4 th generation of MOSFET models New quantum surface potential model Model implementation in VHDL-AMS Results and comparison with experiments Conclusion 21

VHDL-AMS code: the functions -- Functions declaration PACKAGE fab_functions IS......... pure function... phis2_qm(cox,vg,vch,...,phit:real) return real;...... END; List of all the functions -- Functions definitions PACKAGE BODY fab_functions IS -- Classical description of the surface potential pure function phis2(vg,vch,vfb,,phit:real) return real is variable ret :real; begin ret :=...; return ret; end phis2; -- Quantum description of the surface potential pure function phis2_qm(cox,vg,vch,...,phit:real) return real is variable ret :real; begin ret :=...; return ret; end phis2_qm; Definition of each function END fab_functions; 22

VHDL-AMS code: the entity library ieee; use ieee.electrical_systems.all; ENTITY mosfet IS generic (W :real :=1.0e-6; -- Gate width L :real :=1.0e-6; -- Gate length Na :real :=5.0e23; -- Substrate doping Np :real :=1.0e26; -- Polysilicon doping tox :real :=3.0e-9; -- Oxide thickness Mu0 :real :=0.050; -- Low-field mobility Vfb :real :=-1.0; -- Flatband voltage Theta1 :real :=0.20; -- Mobility parameter 1 Theta2 :real :=0.30); -- Mobility parameter 2 port (terminal G,D,S,B:electrical); END ENTITY mosfet; 23

VHDL-AMS code: the architecture use ieee.math_real.all; use user_fp.fab_functions.all; ARCHITECTURE quantum OF mosfet IS constant T :real := 300.0; constant q :real := 1.602e-19;... quantity Qg_qm :real; quantity Qb_qm :real;... quantity Vdb across D to B; quantity Vsb across S to B; quantity Vgb across G to B; quantity Ids_qm through D to S;... BEGIN -- Gate charge density Qg_qm == Cox*(Vgb-Vfb-phis2_qm(Cox,Vgb,Vsb,...,phit)); -- Bulk charge density Qb_qm == Cox*gamma*(phis2_qm(Cox,Vgb,Vsb,...,phit))**0.5; -- Inversion charge density / Drift current / Diffusion current / Transcapacitances / etc.... END ARCHITECTURE quantum; 24

Simulation results 25

Outline Introduction The 4 th generation of MOSFET models New quantum surface potential model Model implementation in VHDL-AMS Results and comparison with experiments Conclusion 26

Comparison with experiments Drain current of an n-channel MOSFET Experimental data from an advanced Philips CMOS technology 27

Comparison with experiments Normalized gate transcapacitance vs gate voltage Experimental data from a 0.18 µm CMOS technology (Philips) 28

Comparison with experiments No empirical parameter C dg +C sg transcapacitance of an n-channel MOSFET Experimental data from a 0.18 µm CMOS technology (Motorola) 29

Conclusion An analytical and quantum surface-potential-based MOSFET model has been presented The new model describes accurately all the fundamental electrical characteristics of MOSFET, and that from accumulation to strong inversion The quantum model requires no additional parameter in comparison with the classical model Implementing the model in competitive HDLs such as VHDL-AMS and Verilog-AMS is straightforward Comparisons with numerical simulations and experimental data show excellent results 30

Thank you! 31