VLSI Fabrication Process



Similar documents
Introduction to VLSI Fabrication Technologies. Emanuele Baravelli

Conductivity of silicon can be changed several orders of magnitude by introducing impurity atoms in silicon crystal lattice.

AN900 APPLICATION NOTE

The MOSFET Transistor

1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.

Advanced VLSI Design CMOS Processing Technology

Chapter 1 Introduction to The Semiconductor Industry 2005 VLSI TECH. 1

Lezioni di Tecnologie e Materiali per l Elettronica

Fabrication and Manufacturing (Basics) Batch processes

Implementation Of High-k/Metal Gates In High-Volume Manufacturing

Introduction to CMOS VLSI Design

From sand to circuits How Intel makes integrated circuit chips. Sand with Intel Core 2 Duo processor.

Lecture 030 DSM CMOS Technology (3/24/10) Page 030-1

Graduate Student Presentations

Introduction to Digital System Design

INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad

Introduction to Semiconductor Manufacturing Technology. Chapter 1, Introduction. Hong Xiao, Ph. D.

Semiconductor doping. Si solar Cell

Fabrication of PN-Junction Diode by IC- Fabrication process

Wafer Manufacturing. Reading Assignments: Plummer, Chap 3.1~3.4

Silicon-On-Glass MEMS. Design. Handbook

ELEC 3908, Physical Electronics, Lecture 15. BJT Structure and Fabrication

Solar Photovoltaic (PV) Cells

OLED display. Ying Cao

DEVELOPMENTS & TRENDS IN FEOL MATERIALS FOR ADVANCED SEMICONDUCTOR DEVICES Michael Corbett mcorbett@linx-consulting.com Semicon Taiwan2015

Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle

Crystalline solids. A solid crystal consists of different atoms arranged in a periodic structure.

ECE 410: VLSI Design Course Introduction

FLEXIBLE CIRCUITS MANUFACTURING

Contamination. Cleanroom. Cleanroom for micro and nano fabrication. Particle Contamination and Yield in Semiconductors.

Good Boards = Results

Grad Student Presentation Topics PHGN/CHEN/MLGN 435/535: Interdisciplinary Silicon Processing Laboratory

Winbond W2E512/W27E257 EEPROM

what operations can it perform? how does it perform them? on what kind of data? where are instructions and data stored?

AN1837. Non-Volatile Memory Technology Overview By Stephen Ledford Non-Volatile Memory Technology Center Austin, Texas.

Vacuum Evaporation Recap

Sheet Resistance = R (L/W) = R N L

Lecture 30: Cleanroom design and contamination control

Design Verification and Test of Digital VLSI Circuits NPTEL Video Course. Module-VII Lecture-I Introduction to Digital VLSI Testing

Chip-on-board Technology

CS257 Introduction to Nanocomputing

CIRCUITS AND SYSTEMS- Assembly and Printed Circuit Board (PCB) Package Mohammad S. Sharawi ASSEMBLY AND PRINTED CIRCUIT BOARD (PCB) PACKAGE

Rapid Prototyping and Development of Microfluidic and BioMEMS Devices

CONTENTS. Preface Energy bands of a crystal (intuitive approach)

Miniaturizing Flexible Circuits for use in Medical Electronics. Nate Kreutter 3M

Photolithography. Class: Figure Various ways in which dust particles can interfere with photomask patterns.

Module 7 Wet and Dry Etching. Class Notes

Coating Technology: Evaporation Vs Sputtering

Dry Etching and Reactive Ion Etching (RIE)

GaN IC Die Handling, Assembly and Testing Techniques

Ion Beam Sputtering: Practical Applications to Electron Microscopy

State-of-Art (SoA) System-on-Chip (SoC) Design HPC SoC Workshop

Semiconductors, diodes, transistors

Portable Cell Phone Charger: Design and Manufacturing

What is optical lithography? The optical system Production process Future and limits of optical lithography References. Optical lithography

Nanotechnologies for the Integrated Circuits

Types of Epitaxy. Homoepitaxy. Heteroepitaxy

Chapter 12 - Liquids and Solids

KINETIC MOLECULAR THEORY OF MATTER

White Paper: Pervasive Power: Integrated Energy Storage for POL Delivery

Study of tungsten oxidation in O 2 /H 2 /N 2 downstream plasma

Lead & Magnet Wire Connection Methods Using the Tin Fusing Method Joyal A Division of AWE, Inc.

These help quantify the quality of a design from different perspectives: Cost Functionality Robustness Performance Energy consumption

CHAPTER 5. OVERVIEW OF THE MANUFACTURING PROCESS

MEMS Processes from CMP

New materials on horizon for advanced logic technology in mobile era

Lapping and Polishing Basics

Agenda. Michele Taliercio, Il circuito Integrato, Novembre 2001

Evaluating Embedded Non-Volatile Memory for 65nm and Beyond

How do single crystals differ from polycrystalline samples? Why would one go to the effort of growing a single crystal?

DESIGN, FABRICATION AND ELETRICAL CHARACTERIZATION OF SOI FINFET TRANSISTORS

ISOTROPIC ETCHING OF THE SILICON NITRIDE AFTER FIELD OXIDATION.

Intel s Revolutionary 22 nm Transistor Technology

Power Dissipation Considerations in High Precision Vishay Sfernice Thin Film Chips Resistors and Arrays (P, PRA etc.) (High Temperature Applications)

Lecture 9. Surface Treatment, Coating, Cleaning

The Turning of JMP Software into a Semiconductor Analysis Software Product:

PCN Structure FY 13/14

How to Build a Printed Circuit Board. Advanced Circuits Inc 2004

Module 7 : I/O PADs Lecture 33 : I/O PADs

Here we introduced (1) basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices.

Objectives 200 CHAPTER 4 RESISTANCE

CRYSTAL DEFECTS: Point defects

5V Tolerance Techniques for CoolRunner-II Devices

A Plasma Doping Process for 3D FinFET Source/ Drain Extensions

New Ferroelectric Material for Embedded FRAM LSIs

Introduction OLEDs OTFTs OPVC Summary. Organic Electronics. Felix Buth. Walter Schottky Institut, TU München. Joint Advanced Student School 2008

Etching Etch Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference between

Damage-free, All-dry Via Etch Resist and Residue Removal Processes

Ultra-High Density Phase-Change Storage and Memory

IBS - Ion Beam Services

Thin Is In, But Not Too Thin!

Field-Effect (FET) transistors

Influence of CO2 Bubbling (Carbonation) During Semiconductor Wafer Sawing Process. KP Yan, Reinhold Gaertner, KK Ng

VLSI Design Verification and Testing

A Manufacturing Technology Perspective of: Embedded Die in Substrate and Panel Based Fan-Out Packages

Nanocomputer & Architecture

1700V Bi-Mode Insulated Gate Transistor (BIGT) on Thin Wafer Technology

How to measure absolute pressure using piezoresistive sensing elements

Analog & Digital Electronics Course No: PH-218

Transcription:

VLSI Fabrication Process Om prakash 5 th sem ASCT, Bhopal omprakashsony@gmail.com Manisha Kumari 5 th sem ASCT, Bhopal Manisha2686@gmail.com Abstract VLSI stands for "Very Large Scale Integration". This is the field which involves packing more and more logic devices into smaller and smaller areas. Thanks to VLSI, circuits that would have taken boardfuls of space can now be put into a small space few millimeters across! This has opened up a big opportunity to do things that were not possible before. VLSI circuits are everywhere... your computer, your car, your brand new state-of-the-art digital camera, the cell-phones, and what have you.we must have a working knowledge of chip fabrication to create effective designs and in order to optimize the circuits with respect to various manufacturing parameters. Also, the circuit designer must have a clear understanding of the roles of various masks used in the fabrication process, and how the masks are used to define various features of the devices on-chip. Introduction An Integrated Circuit (IC) is an electronic network fabricated in a single piece of a semiconductor material. The semiconductor surface is subjected to various processing steps in which impurities and other materials are added with specific geometrical patterns The fabrication steps are sequenced to form three dimensional regions that act as a transistors and interconnects that form the network. Why VLSI? 1. Greater Functionality Its results in average energy savings of 35% to 70% with an average speedup of 3 to 7 times. 2. Embedded Characteristics After fabrication many applications could share commodity economics for the production of a single IC and the same IC could be used to solve different problems at different points in time. 3. Lower System Cost By eliminating the ASIC design lower system cost on a low-volume product is achieved. For higher-volume products, the production cost of fixed hardware is actually very much lower. History The final step in the development process, starting in the 1980s and continuing through the present, was "very large-scale integration" (VLSI). The development started with hundreds of thousands of transistors in the early 1980s, and continues beyond several billion transistors as of 2007. There was no single breakthrough that allowed this increase in complexity, though many factors helped. Manufacturing moved to smaller rules and

cleaner fabs, allowing them to produce chips with more transistors with adequate yield, as summarized by the International Technology Roadmap for Semiconductors (ITRS). Design tools improved enough to make it practical to finish these designs in a reasonable time. The more energy efficient CMOS replaced NMOS and PMOS, avoiding a prohibitive increase in power consumption. In 1986 the first one megabit RAM chips were introduced, which contained more than one million transistors. Microprocessor chips passed the million transistor mark in 1989 and the billion transistor mark in 2005 [9]. The trend continues largely unabated, with chips introduced in 2007 containing tens of billions of memory transistor VLSI began in the 1970s when complex semiconductor and communication technologies were being developed. The first "generation" of computers relied on vacuum tubes. Then came discrete semiconductor devices, followed by integrated circuits. The first Small-Scale Integration (SSI) ICs had small numbers of devices on a single chip diodes, transistors, resistors and capacitors (no inductors though), making it possible to fabricate one or more logic gates on a single device. The fourth generation consisted of Large-Scale Integration (LSI), i.e. systems with at least a thousand logic gates. The natural successor to LSI was VLSI (many tens of thousands of gates on a single chip). Current technology has moved far past this mark and today's microprocessors have many millions of gates and hundreds of millions of individual transistors. current generation of 90 nanometer (90 nm) processes to the next 65 nm and 45 nm generations. Fabrication process sequence 1.Silicon manifacture 2.Wafer processing 3.Lithography 4.Oxide growth and removal 5.Diffusion and ion implantation 6.Annealing 7.Silicon deposition 8.Metallization 9.Testing 10.Assembly and packaging 1. Silicon manufacture Pure silicon is melted in a pot (1400º C) and a small seed containing the desired crystal orientation is inserted into molten silicon and slowly(1mm/minute) pulle out. As of mid-2004, billion-transistor processors are not yet economically feasible for most uses, but they are achievable in laboratory settings, and they are clearly on the horizon as semiconductor fabrication moves from the

2. Wafer processing The silicon crystal (in some cases also containing doping) is manufactured as a cylinder (ingot) with a diameter of 8-12 inches(1 =2.54cm). This cylinder is carefully sawed into thin(0.50-0.75 mm thick) disks called wafers, which are later polished and marked for crystal orientation. 3.Lithography Lithography: process used to transfer patterns to each layer of the IC Lithography sequence steps: Designer:Drawing the layer patterns on a layout editor Silicon Foundry:Masks generation from the layer patterns in the design data base Printing: transfer the mask pattern to the wafer surface Process the wafer to physically pattern each layer of the IC. (a).photo resist application: the surface to be patterned is spin-coated with a light-sensitive organic polymer called photoresist (b)printing (exposure): the mask pattern is developed on the photoresist, with UV light exposure depending on the type of photoresist(negative or positive), the exposed or unexposed parts become resistant to certain types of solvents (c)development: the soluble photo resistis chemically removed layers and then is removed. 4.Oxide growth and removal Oxide can be grownfrom silicon through heating in an oxidizing atmosphere Gate oxide, device isolation Oxidation consumes silicon SiO2is depositedon materials other than silicon through reaction between gaseous silicon compounds and oxidizers Insulation between different layers of metallization Once the desired shape is patterned with photoresist, the etching process allows unprotected materials to be removed Wet etching: uses chemicals Dry or plasma etching: uses ionized gases 5.Diffusion and ion implantation Doping materials are added to Change the electrical characteristics of silicon locally through: Diffusion: dopants deposited on silicon move through the lattice by thermal diffusion (high temperature process) Wells Ion implantation: highly energized donor or acceptor atoms impinge on the surface and travel below it The patterned SiO2serves as an implantation mask Source and Drain regions 6. Annealing Thermal annealing is a high temperature process which: allows doping impurities to diffuse further into the bulk repairs lattice damage caused by the collisions with doping ions The developed photo resistacts as a mask for patterning of underlying

7.Silicon deposition Films of silicon can be added on the surface of a wafer Epitaxy: growthof a single-crystal semiconductor film on a crystalline substate Polysilicon: polycrystalline film with a granular structure obtained through depositionof silicon on an amorphous material MOSFET gates 8.Metallization Metallization: deposition of metal layers by evaporation interconnections 9.Testing Test that chip operates Design errors Manufacturing errors A single dust particle or wafer defect kills a die Yields from 90% to < 10% Depends on die size, maturity of process Test each part before shipping to customer 10.Assembly and packaging Tapeout final layout Fabrication 6, 8, 12 wafers Optimized for throughput, not latency (10 weeks!) Cut into individual dice Packaging Bond gold wires from die I/O pads to package

world. So if the function is constructed with many smaller ICs connected together, then there are many connections, and the reliability is lower. The vlsi has fewer connections, and higher reliability Limitations Placement Issues Advantages Less power because each of the devices consumes only a tiny amount of power. In a switching circuit most of the power is consumed switching the charge on the capacitors that connect the switches to each other. In a large IC the components are so small and close together that that capacitance is much smaller, and thus less power. Less testing. If you built the same circuit out of discrete ICs and other components, each IC has to be tested (before you use it) for the many different ways it could be used in different applications. for 10000 ICs this is a lot of testing. In a VLSI the components are dedicated to a single use. Further, most are located in the middle of the VLSI and there is no access to them for testing. All you can test is the function the entire circuit was designed for. Reliability. Over time, we have found that the reliability of an IC is a function of how many connections it has to the outside In order to reconfigure a new hardware, it requires having ample space to place the new hardware. The component placement issue becomes complex if the component needs to be placed near special resources like built- in memory, I/O pins or DLLs on the FPGA. Routing Issues Existing components has to be connected to the components newly reconfigured. The ports must be available to interface new components. The same ports must have also been used under the old configuration. To accomplish this orientation of the components should be in a workable fashion. Timing Issues Newly configured hardware must meet the timing requirement for the efficient operation of the circuit. Longer wires between components may affect the timing. Optimal speed should be attainable after dynamically reconfiguring the device. Over timing or under timing the new added design may yield erroneous result. Consistency Issues Static or dynamic reconfiguration of the device should not degrade computational

consistency of the design. This issue becomes critical when the FPGA is partially reconfigured and interfaced with existing design. Adding new components to the device by reconfigurable fabric should not erase or alter the existing design in the device. (Or memory). There should be some safe methods to store the bit stream to the memory. Development Tools Commercial development tools for dynamic reconfigurable computing are still under development stage. The lack of commercially available tools for the specification to implementation stages of the digital design is still a bottleneck. The available tools require enormous human intervention to implement the complete system Conclusion The demand for low power VLSI digital circuits in the growing area of portable communications and computing systems will continue to increase in the future. Cost and life cycle of these products will depend not only on low power synthesis techniques but also on new DFT methods targeting power minimization during test application. This is because the traditional DFT methods are not suitable for testing low power VLSI circuits since they reduce the reliability and manufacturing yield. References en.wikipedia.org/wiki/vlsi_technology www.ieee.org www.epfl.ch Principles of CMOS VLSI Design Neil H.E.Weste Kamran Eshraghian