MEMS & SENSORS PACKAGING EVOLUTION

Similar documents
Advanced Technologies for System Integration Leveraging the European Ecosystem

A Manufacturing Technology Perspective of: Embedded Die in Substrate and Panel Based Fan-Out Packages

Dual Integration - Verschmelzung von Wafer und Panel Level Technologien

Wafer Level Fan-out and Embedded Technology for Potable/Wearable/IoT Devices. Max Lu, Deputy Director, SPIL

1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.

SiP Solutions for IoT / Wearables. Pin-Chiang Chang, Deputy Manager, SPIL

Fraunhofer ISIT, Itzehoe 14. Juni Fraunhofer Institut Siliziumtechnologie (ISIT)

Wafer Level Testing Challenges for Flip Chip and Wafer Level Packages

Specializing in Open Cavity Packages & Complete IC Assembly Services ISO 9001:2008 Certified and ITAR Registered

Semi Networking Day Packaging Key for System Integration

Dry Film Photoresist & Material Solutions for 3D/TSV

MEMS devices application based testing

Internet of Things (IoT) and its impact on Semiconductor Packaging

Microstockage d énergie Les dernières avancées. S. Martin (CEA-LITEN / LCMS Grenoble)

Integrated Circuit Packaging and Thermal Design

Ball Grid Array (BGA) Technology

類 比 與 MEMS 感 測 器 啟 動 智 慧 新 生 活 The Smart-World Started with ST (Analog, MEMS and Sensors)

K&S Interconnect Technology Symposium

CIRCUITS AND SYSTEMS- Assembly and Printed Circuit Board (PCB) Package Mohammad S. Sharawi ASSEMBLY AND PRINTED CIRCUIT BOARD (PCB) PACKAGE

Core Power Delivery Network Analysis of Core and Coreless Substrates in a Multilayer Organic Buildup Package

K&S to Acquire Assembléon Transaction Overview

Acoustic/Electronic stack design, interconnect, and assembly Techniques available and under development

Advanced Technologies and Equipment for 3D-Packaging

Copyright 2008 IEEE. Reprinted from ECTC2008 Proceedings.

SUSS MICROTEC INVESTOR PRESENTATION. November 2015

Research in Nanotechnologies and Sensing

Flip Chip Package Qualification of RF-IC Packages

Fraunhofer IZM-ASSID Targets

Welcome & Introduction

Innovative Wafer and Interconnect Technologies - Enabling High Volume Low Cost RFID Solutions

0.08 to 0.31 mils. IC Metal Interconnect. 6 mils. Bond Wire. Metal Package Lead Frame. 40 mils. PC Board. Metal Trace on PC Board 18507

Comparison of Advanced PoP Package Configurations

The Internet of Everything or Sensors Everywhere

Global Semiconductor Packaging Materials Outlook

MEMS and Sensor Trends Smaller, Faster and Available to the Mass Market. Karen Lightman, Executive Director MEMS Industry Group


Thermal Management for Low Cost Consumer Products

to realize innovative electronic products 2 June 13, 2013 Jan Eite Bullema 3D Printing to realize innovative electronic products

Designing with High-Density BGA Packages for Altera Devices

How to Improve Tablet PCs and Other Portable Devices with MEMS Timing Technology

ECP Embedded Component Packaging Technology

Development of a Design & Manufacturing Environment for Reliable and Cost-Effective PCB Embedding Technology

Recent Developments in Active Implants. Innovation of interconnections for Active Implant Applications

Commercializing TSV 3DIC Wafer Process Technology Solutions for Next Generation of Mobile Electronic Systems

HDI-Baugruppen der Zukunft - Applikationen, Entwurf, Technologien

Your End-to-End PCB products design and Manufacturing in the 21 st Century

Adapters - Overview. Quick-Turn Solutions for IC Supply Issues

RJR Polymers Reliability Qualification Report RQFN55-24-A and RQFN44-12-A

Advanced-packaging technologies: The implications for first movers and fast followers

Faszination Licht. Entwicklungstrends im LED Packaging. Dr. Rafael Jordan Business Development Team. Dr. Rafael Jordan, Business Development Team

MEMS mirror for low cost laser scanners. Ulrich Hofmann

PCTF Approach Saves MW/RF Component/Module Costs

MMIC packaging. 1. Introduction 2. Data interface. Data submittal methods. Data formats. Single chip & MCM solutions. Contents

POWER FORUM, BOLOGNA

Simon McElrea : BiTS

State-of-Art (SoA) System-on-Chip (SoC) Design HPC SoC Workshop

Flexible packaging by film assisted molding for micro assembly technologies based on PCB

Microsystem technology and printed circuit board technology. competition and chance for Europe

PCN Structure FY 13/14

Winbond W2E512/W27E257 EEPROM

Silicon-On-Glass MEMS. Design. Handbook

Embedding components within PCB substrates

HDI. HDI = High Density Interconnect. Kenneth Jonsson Bo Andersson. NCAB Group

Microstockage d énergie Les dernières avancées. S. Martin (CEA-LITEN / Grenoble)

PCB Assembly Guidelines for Intersil Wafer Level Chip Scale Package Devices

Die Carrier Temporary Reusable Packages. Setting the Standards for Tomorrow

Investigation of Components Attachment onto Low Temperature Flex Circuit

Applications and Benefits of Multi-Walled Carbon Nanotubes (MWCNT)

Flexible Mehrlagen-Schaltungen in Dünnschichttechnik:

8611 Balboa Ave., San Diego, CA (800)

SiP & Embedded Passives ADEPT-SiP Project

Multilevel Socket Technologies

Suggested PCB Land Pattern Designs for Leaded and Leadless Packages, and Surface Mount Guidelines for Leadless Packages

Miniaturizing Flexible Circuits for use in Medical Electronics. Nate Kreutter 3M

TN0991 Technical note

Biaxial tripod MEMS mirror and omnidirectional lens for a low cost wide angle laser range sensor

TowerJazz High Performance SiGe BiCMOS processes

Samsung emcp. WLI DDP Package. Samsung Multi-Chip Packages can help reduce the time to market for handheld devices BROCHURE

Meeting the Thermal Management Needs of Evolving Electronics Applications

Surface Mount Technology cooling for high volumes applications by: Cesare Capriz Aavid Thermalloy via XXV Aprile 32 Cadriano (BO) ITALY

GUIDELINES FOR PRINTED CIRCUIT BOARD ASSEMBLY (PCBA) OF UTAC GROUP S GRID ARRAY PACKAGE (GQFN) AND ITS BOARD LEVEL RELIABILITY

The following document contains information on Cypress products.

MASW T. HMIC TM PIN Diode SP2T 13 Watt Switch for TD-SCDMA Applications. Features. Functional Diagram (TOP VIEW)

High End PCBs Empowering your products with new integration concepts and novel applications

NBB-402. RoHS Compliant & Pb-Free Product. Typical Applications

Lapping and Polishing Basics

Opportunities and Challenges for Fan-out Panel Level Packaging (FOPLP)

Thermal Management Solutions for Printed Circuit Boards used in Digital and RF Power Electronics and LED assemblies

Five Year Projections of the Global Flexible Circuit Market

(11) PCB fabrication / (2) Focused assembly

Chip-on-board Technology

How to avoid Layout and Assembly got chas with advanced packages

Excerpt Direct Bonded Copper

3M Electrically Conductive Adhesive Transfer Tape 9703

Graser User Conference Only

How to measure absolute pressure using piezoresistive sensing elements

Industrial PCB Development using Embedded Passive & Active Discrete Chips Focused on Process and DfR

Transcription:

MEMS & SENSORS PACKAGING EVOLUTION Presented by Christophe Zinck ASE Group September 26th, 2013

Outline 1. Brief presentation of ASE Group 2. Overview of MEMS packaging 3. ASE MEMS packaging background and examples 4. Evolution to wafer level packaging (WLP) 5. ASE MEMS WLP toolbox 6. Conclusion 2

ASE Group: Business Units Chairmen Jason Chang Richard Chang ASE ATM USI Real Estate Tien Wu COO Sam Liu CEO 2012 revenues: $4.4B $2.1B 3

ASE group s Role in the Manufacturing Value Chain Unique for an OSAT! 4

System in Package Business Models ASE supports a range of business models: Consignment Customer consigns most components to ASE Buy & Sell USI buys all components and owns the module lower System Value higher higher Supply chain management complexity (for customer) lower Module lower ASE Group System liability (system design, test, software, ) higher 5

MEMS market: the big picture Source IHS MEMS update Q1 2013 MEMS assembly and test : 1.1B$ in 2012 1.7B$ by 2016 In 2012, the backend assembly & test outsource rate is ~35% Emerging fabless design house + outsource by IDM MEMS & sensor packaging market is highly fragmented Growing segments: Mobile is booming: more functionalities high volume lower cost smaller size Automotive: safety and driver assistance functions are well established large deployment from high end to standards cars new needs: car infotainment/car management need volume & quality Medical: new big opportunity new challenges for packaging: bio-compatibility, size, self powered devices, etc 6

MEMS are everywhere Automotive: MEMS & Sensors have drastically improved Automotive safety but not only Safety (active or passive): Collision avoidance Accident prevention Severity reduction Infotainment, environment: environmental control (atmosphere, temperature, light, etc..), navigation, etc.. The intelligent vehicle is almost there! Communicating Systems Medical: MEMS & Sensors are going to help us to stay healthy and improve treatments quality : Need for autonomous / communicating Sensors / MEMS Courtesy of Electronics-lab Next big move? MEMS SiP modules to enable active communication between worlds Human machine Interface MEMS /sensors SiP with BT, WiFi, WLAN, µbattery, energy Harvesting NTT demo at MWC 2012 Courtesy of Analog device Mobile / Tablet: MEMS are everywhere in mobile: motion, environmental, light & display management Many devices are burgeoning: gas, radiation, etc Courtesy of Schneider Electric MEMS & Sensors for M2M and Home Automation: Environment monitoring, security, active regulation, etc New needs for autonomous & self powered radio capable sensor/actuator 7

MEMS & Sensors applications Applications are very diverse. Is standardization possible? Packaging needs to fulfill end-application requirements such as mechanical protection, electrical interconnection, thermal management, hermeticity, etc Standardization is difficult from the perspective of application Leverage existing platforms (materials, process, equipment) to reduce cost & improve time to market. Standardization through packaging tool-box Courtesy of Yole 8

MEMS packaging requirements High performance key functional requirements (hermeticity, vacuum, etc ) 1 MEMS = 1 device = process = 1 package still apply Single axis gyrometer in an hermetic cavity ceramic package (courtesy of Yole) Market segments: cost and performance Dedicated / customized BOM BOM standardization new solution for stress decoupling Complex and custom architecture complex stacking, multiple dice New low cost solution for cavity/holed package (film assist, new lid) Specific 1st level capping depending on functionality Price, size, low consumption pressure Military, Aeronautic Medical Industrial High-end customer Home automation Automotive Gaming Consumer Functional requirement, high quality / reliability Open substrate platforms Leadframe COL(Chip On Lead) Low cost - Large volume enabling, dual sourcing High need for Standardization and extend to medium performance devices Wafer level package 3D integration Laminate Gel Coat 9

Packaging Technology: Key to Success in MEMS MEMS proliferation : delicate balance between performance & cost New products through novel MEMS design, fab technology and innovative packaging Package device interaction : Packaging is more important for MEMS than non-mems Impact on performance Impact on product cost Use common semiconductor packages with some level of customization for: Stress decoupling First level of packaging (direct contact with acting elements) Assembly interconnect 10

ASE MEMS packaging overview Established Production experience: Since 1993: Pre molded open cavity packages (cavity SO, cavity LGA, custom LF) for Pressure sensor, Humidity/Temp Sensor, Gyro sensor Since 1996: Overmolded packages (QFN, LGA, BGA, SOIC, SiP) for Motion sensor (Accelerometer, Gyro, Magnetometer), FBAR, Optical Sensor, Humidity/Temp sensor, Oscillator 5 dies in LGA 3x3 Since 2009: LGA + Lid for pressure sensor, Microphone, Humidity Sensor, Gas detection sensor, High frequency devices Since 2010: Chip to Wafer WLCSP for Oscillator, Accelerometer, Magnetometer, RF tuner Since 2012: cavity molded package Suitable for Humidity/Temp sensor, Gas detection sensor, Proximity sensor, Optical sensor Several sites working on MEMS & sensors packaging (ASEKR, ASECL, ASEK, ASEM) Pressure sensor with FAM (courtesy of Boschman) 11

ASE production experience 12

ASE MEMS packaging mature solutions Premold Overmold Package (Multi die SiP: Repeat DB & WB) Cavity mold (new) Wafer Saw Premold Wafer Wafer Back-grinding Wafer Saw Substrate Die Attach Die Attach 1 st Die Attach Wire Bond Wire Bond 2 nd Die Attach Pin Mold/PMC Gel Fill Wire Bond Singulation Lid Attach Mold, Marking Marking, T/F/S Singulation 13

ASE MEMS packaging examples Side by side 3x3 LGA 16L for accelerometer + ASIC Actual Device Stacked Oscillator on ASIC in a 2x2 QFN 4L with COL (Chip on Lead) for size reduction Cross section COL 14

ASE LGA cavity for Si microphone Current solution: 2 or 4 layers LGA, top or bottom hole using adapted silicon gel. Lid available in stainless steel or plastic + metallization Lid 3 substrate layers (2) Metal lid 15

ASE Open Cavity for MEMS & Sensors Opening die surface with FAM (Film Assist Mold) Die exposed to outer environment Suitable for Humidity/Temperature sensor, Gas detection sensor, TPMS, Proximity sensor, Optical sensor QFN2X2 in Production since Jan. 13 Example for TPMS / Humidity Sensor Humidity sensor open cavit y DFN 3x3x1.1 16

MEMS packaging evolution Market demand for integration of multiple MEMS devices: accelerometer, magnetometer, gyroscope & controller in the same package Heterogeneous integration - CMOS logic, memory, MEMS, passives, battery - is becoming key for communicant & autonomous MEMS SiP New requirements for safety devices are appearing die redundancy within the same package There is a clear needs for high functionality package solutions (multi die stack or side-by-side, thinner, heterogeneous integration, etc ) at reasonable cost & small size Wafer Level Packaging and more specifically WLP with 3D interconnection (TSV, TGV) are drive integration for size reduction, better electrical connection and cost Standardization will come from the 3D WLP toolbox 17

Example: Inertial MEMS evolution New needs: Wafer level capping W2W or C2W assembly Vertical interconnection (TSV, TGV) Wafer level redistribution and balling Courtesy of Yole Developpement 18

Device Capping & TSV: 2 key elements of the WLP toolbox Capping & TSV technologies are key for size & cost reduction. Both enables large scale collective manufacturing Thin film capping can offer more degree of liberty (cap size device size) and thickness reduction benefit 19

Evolution = Wafer Level Packaging MEMS & sensors integration requires active/sensing parts protection: Growing need for Wafer Level capping either by wafer to wafer bonding or thin film wafer capping (bourgeoning) MEMS assembly is key: Chip to chip is costly and technically limited WLCSP is definitely a key advantage for size and cost reduction (e.g. magnetometer) 3D WLP is the new big opportunity for size and cost reduction of complex devices Due to various functional requirements and device complexity standardization will come from the 3D WLP ToolBox 20

ASE MEMS packaging toolbox evolution Die attach (MEMS or ASIC) to wafer (MEMS or ASIC): WB (epoxy or tape attach), Cu or Au wires FC attach MR or TNCP, solder or Cu pillar, MUF, CUF Wafer Level Molding: Wafer scale molding after either FC or WB Receiving wafer w or w/o carrier Wafer to wafer bonding (device capping): Top wafer: Si, Glass, active die wafer (dev) Bottom wafer: Si Bonding technology: polymer, glass frit On going (dev): metal bonding (solder, eutectic), thin film capping, wafer scale LCP lid ASE 3D WLP MEMS toolbox Molded wafer after die to wafer attachment 21 21

ASE MEMS packaging toolbox evolution Capability to temporary bond wafer on carrier: Carrier type: Si Temporary adhesive material: spin coated polymer Max T: 220 C Cap ASE 3D WLP MEMS toolbox Carrier Cap MEMS Via last processing Cap Via middle processing MEMS 22

Example: MEMS in CoW In production Material Die thickness Bump pitch (MEMS) Description Mother die (ASIC): 300 mil Daughter die (MEMS) : 200um 145 um Bump No. ASIC: 6 / MEMS: 5 Application oscillator Bottom Die (RDL) (1.5x2.1 mm) Top Die (FOC) (0.44x0.44 mm) 0.29mm 200um About 40um 300um 23 23

ASE Vision - MEMS & sensor packaging & integration MEMS & sensor Capping by ASE MEMS & sensor Packaging 3D WLCSP with 3D TSVs in MEMS 3D Wafer-level capping with 3D TSV ASE cap Thin film capping (overmoldable) Clear compression molding (Optical DFN) WLCSP, MEMS capped at the wafer level by sam e size ASIC with TSV WLCSP, any size MEMS on any size ASIC with TSV Exposed die flip chip QFN/LGA flip chip QFN/LGA, TSVs in ASIC Open QFN/LGA (open pre-molded plastic cavity) LCP lids QFN/LGA Double flip chip QFN aeasi 3D embedded Open cavity by FAM (overmold open cavity) SiP with Conformal shielding Chip on Chip WLCSP Antenna on package 2012 2013 2014 2015 *note: in many of these figures, the ASIC and the MEMS positions can be interchanged HVM readiness 24

ASE MEMS packaging evolution Past Present Present - Future W2W MEMS capping 3D WLCSP (C2W) Wafer level sealing (W2W, metal bonding and sealing) NEW package for MEMS 3D WLCSP for heterogeneous chip integrating(c2w) Ceramic package for hermetic request Bulky form factor Solder sealing High cost Custom package Device capping for hermetic or protection MEMS level capping Metal seal ring for bonding Over mold for final package Open cavity package for consumer, automotive, industry (with MEMS capping) Lid package for mass producti on (MEMS microphone or pressure sensor) WLCSP MEMS ASIC + MEMS: size reduction TSV implementation when needed Thin film level capping Size/cost reduction 3D WLP ToolBox standardization 25

ASE Group SiP Module Capabilities to Complement MEMS EVB & Socket Design Debugging & RF Tuning Wafer Grinding High Density SMT Bumping / Wafer level & TSV Flip-Chip or W/B 3D Die stacking Molding Saw Singulation Design Qualification RF Circuit Design Assembly Testing Design Support SiP Module Simulation Packaging Design Adv. SiP Technologies EMI Shielding Embedded Passives Embedded Active IPD Antenna on Pakcage Substrate Carrier Metal Lid Wafer Probing Package Level Test SiP Module Test Substrate Layout Design In-house Laminate & coreless Substrate Embedded Die Conformal Shielding Compartment Shielding 26

Conclusion MEMS packaging accounts for 20-60% of the MEMS device BOM and is a key part of the MEMS function and design Packaging creates additional value as the MEMS device is integrated into a system (SiP, module) Standardization enables high volume production (second sourcing, cost efficiency through technology sharing) However, standardization is limited by large breadth of MEMS applications with specific requirements Standardization and differentiation are expected by the market contradictory requirements Cost effective integration are achieved with MEMS Wafer Level Package Each MEMS WLP is unique. Standardization is in the toolbox ASE aims at helping to set the standard with differentiating solutions: WLP and 3D 27

Thank You www.aseglobal.com SW ASE All rights reserved 2013 28