, A, LM224, LM2902, LM2902V, NV2902 Single Supply Quad Operational Amplifiers The series are lowcost, quad operational amplifiers with true differential inputs. They have several distinct advantages over standard operational amplifier types in single supply applications. The quad amplifier can operate at supply voltages as low as 3.0 V or as high as 32 V with quiescent currents about onefifth of those associated with the M74 (on a per amplifier basis). The common mode input range includes the negative supply, thereby eliminating the necessity for external biasing components in many applications. The output voltage range also includes the negative power supply voltage. Features Short ircuited Protected Outputs True Differential Input Stage Single Supply Operation: 3.0 V to 32 V Low Input Bias urrents: 00 na Maximum (A) Four Amplifiers Per Package Internally ompensated ommon Mode Range Extends to Negative Supply Industry Standard Pinouts ESD lamps on the Inputs Increase Ruggedness without Affecting Device Operation NV Prefix for Automotive and Other Applications Requiring Site and ontrol hanges PbFree Packages are Available 4 PDIP4 N SUFFIX ASE 646 SOI4 D SUFFIX ASE 75A Semiconductor omponents Industries, LL, 2006 October, 2006 Rev. 20 Publication Order Number: /D
MAXIMUM RATINGS (T A = 25, unless otherwise noted.) Rating Symbol Value Unit Power Supply Voltages Vdc Single Supply 32 Split Supplies, V EE ±6 Input Differential Voltage Range (Note ) V IDR ±32 Vdc Input ommon Mode Voltage Range V IR 0.3 to 32 Vdc Output Short ircuit Duration t S ontinuous Junction Temperature (Note 2) T J 50 Thermal Resistance, JunctiontoAir (Note 3) ase 646 ase 75A ase 948G R JA 8 56 90 /W Storage Temperature Range T stg 65 to 50 ESD Protection at any Pin V esd V Human Body Model Machine Model 2000 200 Operating Ambient Temperature Range T A LM224 25 to 85, 324A 0 to 70 LM2902 40 to 05 LM2902V, NV2902 (Note 4) 40 to 25 Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating onditions is not implied. Extended exposure to stresses above the Recommended Operating onditions may affect device reliability.. Split Power Supplies. 2. For supply voltages less than 32 V, the absolute maximum input voltage is equal to the supply voltage. 3. All R JA measurements made on evaluation board with oz. copper traces of minimum pad size. All device outputs were active. 4. NV2902 is qualified for automitive use. 2
ELETRIAL HARATERISTIS ( = 5.0 V, V EE = GND, T A = 25, unless otherwise noted.) LM224 A LM2902 LM2902V/NV2902 haracteristics Symbol Min Typ Max Min Typ Max Min Typ Max Min Typ Max Min Typ Max Unit Input Offset Voltage V IO mv = 5.0 V to 30 V V IR = 0 V to.7 V, V O =.4 V, R S = 0 T A = 25 2.0 5.0 2.0 3.0 2.0 7.0 2.0 7.0 2.0 7.0 T A = T high (Note 5) 7.0 5.0 9.0 0 3 T A = T low (Note 5) 7.0 5.0 9.0 0 0 Average Temperature oefficient of Input Offset Voltage (Notes 5 and 7) V IO / T 7.0 7.0 30 7.0 7.0 7.0 V/ Input Offset urrent I IO 3.0 30 5.0 30 5.0 50 5.0 50 5.0 50 na 00 75 50 200 200 (Note 5) Average Temperature oefficient of Input Offset urrent I IO / T 0 0 300 0 0 0 pa/ (Notes 5 and 7) Input Bias urrent I IB 90 50 45 00 90 250 90 250 90 250 na 300 200 500 500 500 (Note 5) Input ommon Mode V IR Voltage Range (Note 6) = 30 V T A = 25 0 28.3 0 28.3 0 28.3 0 24.3 0 24.3 (Note 5) 0 28 0 28 0 28 0 24 0 24 V Differential Input Voltage Range Large Signal Open Loop Voltage Gain R L = 2.0 k, = 5 V, for Large V O Swing (Note 5) hannel Separation 0 khz f 20 khz, Input Referenced ommon Mode Rejection, R S 0 k V IDR V A VOL V/mV 50 00 25 00 25 00 25 00 25 00 25 5 5 5 5 S 20 20 20 20 20 db MR 70 85 65 70 65 70 50 70 50 70 db Power Supply Rejection PSR 65 00 65 00 65 00 50 00 50 00 db 5. LM224: T low = 25, T high = 85 /A: T low = 0, T high = 70 LM2902: T low = 40, T high = 05 LM2902V & NV2902: T low = 40, T high = 25 NV2902 is qualified for automotive use. 6. The input common mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3 V. The upper end of the common mode voltage range is.7 V, but either or both inputs can go to 32 V without damage, independent of the magnitude of. 7. Guaranteed by design. 3
ELETRIAL HARATERISTIS ( = 5.0 V, V EE = GND, T A = 25, unless otherwise noted.) LM224 A LM2902 LM2902V/NV2902 haracteristics Symbol Min Typ Max Min Typ Max Min Typ Max Min Typ Max Min Typ Max Unit Output Voltage High Limit ( ) (Note 8) = 5.0 V, R L = 2.0 k, T A = 25 = 30 V R L = 2.0 k = 30 V R L = 0 k Output Voltage Low Limit, = 5.0 V, R L = 0 k, (Note 8) V OH V 3.3 3.5 3.3 3.5 3.3 3.5 3.3 3.5 3.3 3.5 26 26 26 22 22 27 28 27 28 27 28 23 24 23 24 V OL 5.0 20 5.0 20 5.0 20 5.0 00 5.0 00 mv Output Source urrent (V ID =.0 V, = 5 V) I O T A = 25 20 40 20 40 20 40 20 40 20 40 0 20 0 20 0 20 0 20 0 20 (Note 8) ma Output Sink urrent I O ma (V ID =.0 V, 0 20 0 20 0 20 0 20 0 20 = 5 V) T A = 25 (Note 8) 5.0 8.0 5.0 8.0 5.0 8.0 5.0 8.0 5.0 8.0 (V ID =.0 V, V O = 200 mv, T A = 25 ) Output Short ircuit to Ground (Note 9) Power Supply urrent ( ) (Note 8) = 30 V V O = 0 V, R L = = 5.0 V, V O = 0 V, R L = 2 50 2 50 2 50 A I S 40 60 40 60 40 60 40 60 40 60 ma I 3.0.4 3.0 3.0 3.0 3.0.2 0.7.2.2.2.2 8. LM224: T low = 25, T high = 85 /A: T low = 0, T high = 70 LM2902: T low = 40, T high = 05 LM2902V & NV2902: T low = 40, T high = 25 NV2902 is qualified for automotive use. 9. The input common mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3 V. The upper end of the common mode voltage range is.7 V, but either or both inputs can go to 32 V without damage, independent of the magnitude of. ma 4
Output Bias ircuitry ommon to Four Amplifiers Q6 Q5 Q4 Q3 Q22 Q9 40 k 5.0 pf Q2 25 Q23 Q24 Q8 Q20 Inputs Q2 Q7 Q3 Q4 Q2 Q5 Q6 Q26 Q7 Q8 Q9 Q Q0 Q 2.0 k Q25 2.4 k V EE /GND Figure. Representative ircuit Diagram (OneFourth of ircuit Shown) 5
IRUIT DESRIPTION The series is made using four internally compensated, twostage operational amplifiers. The first stage of each consists of differential input devices Q20 and Q8 with input buffer transistors Q2 and Q7 and the differential to single ended converter Q3 and Q4. The first stage performs not only the first stage gain function but also performs the level shifting and transconductance reduction functions. By reducing the transconductance, a smaller compensation capacitor (only 5.0 pf) can be employed, thus saving chip area. The transconductance reduction is accomplished by splitting the collectors of Q20 and Q8. Another feature of this input stage is that the input common mode range can include the negative supply or ground, in single supply operation, without saturating either the input devices or the differential to singleended converter. The second stage consists of a standard current source load amplifier stage..0 V/DIV = 5 Vdc R L = 2.0 k T A = 25 5.0 s/div Figure 2. Large Signal Voltage Follower Response Each amplifier is biased from an internalvoltage regulator which has a low temperature coefficient thus giving each amplifier good temperature characteristics as well as excellent power supply rejection. 3.0 V to (max) 2 3 2 3.5 V to (max) 4 4.5 V to V EE(max) V EE Single Supply V EE /GND Split Supplies Figure 3. 70 70 60 Phase Margin 60 GAIN MARGIN (db) 50 40 30 20 Gain Margin 50 40 30 20 PHASE MARGIN ( ) 0 0 0 0.0 0 00 000 0000 LOAD APAITANE (pf) Figure 4. Gain and Phase Margin 6
I, A, LM224, LM2902, LM2902V, NV2902 V, INPUT VOLTAGE (V) ± 20 8 6 4 2 0 Negative 8.0 Positive 6.0 4.0 2.0 0 0 2.0 4.0 6.0 8.0 0 2 4 6 8 20 ± /V EE, POWER SUPPLY VOLTAGES (V) Figure 5. Input Voltage Range A VOL, LARGESIGNAL OPEN LOOP VOLTAGE GAIN (db) 20 00 80 60 40 20 = 5 V V EE = GND T A = 25 0 20.0 0 00.0 k 0 k 00 k.0 M f, FREQUENY (Hz) Figure 6. Open Loop Frequency V OR, OUTPUT VOLTAGE RANGE (V pp ) 4 2 0 8.0 6.0 4.0 2.0 R L = 2.0 k = 5 V V EE = GND Gain = 00 R I =.0 k R F = 00 k 0.0 0 00 000 V O, OUTPUT VOLTAGE (mv) 550 500 450 400 350 Input Output 300 250 = 30 V V EE = GND 200 T A = 25 L = 50 pf 0 0.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 f, FREQUENY (khz) Figure 7. LargeSignal Frequency Response t, TIME ( s) Figure 8. SmallSignal Voltage Follower Pulse Response (Noninverting) I, POWER SUPPLY URRENT (ma) 2.4 2..8.5.2 0.9 0.6 0.3 T A = 25 R L = 0 0 5.0 0 5 20 25 30 35, POWER SUPPLY VOLTAGE (V) Figure 9. Power Supply urrent versus Power Supply Voltage I IB, INPUT BIAS URRENT (na) 90 80 70 0 2.0 4.0 6.0 8.0 0 2 4 6 8 20, POWER SUPPLY VOLTAGE (V) Figure 0. Input Bias urrent versus Power Supply Voltage 7
50 k R 5.0 k M403 R2 2.5 V /4 V O = 2.5 V R R2 V O = V 2 0 k R /4 R V O f o = 2 R For: f o =.0 khz R = 6 k = 0.0 F Figure. Voltage Reference Figure 2. Wien Bridge Oscillator e e 2 R /4 a R R b R /4 R R R /4 e o V in R R2 /4 V inl = R R R2 V inh = R R R2 V O V OH V O V OL (V OL ) (V OH ) Hysteresis V inl V inh e o = ( a b) (e 2 e ) R H = (V R R2 OH V OL ) Figure 3. High Impedance Differential Amplifier Figure 4. omparator with Hysteresis V in R2 R2 R /4 R R R 00 k /4 /4 Vref Bandpass Output R3 /4 00 k Where:МT BP = enter Frequency Gain Where:МT N = Passband Notch Gain f o = 2 R R = QR R R2 = T BP R3 = T N R2 = 0 For:Мf o =.0 khz For:МQ = 0 For:МT BP = For:МT N = Notch Output = 2 R = 60 k = 0.00 F R =.6 M R2 =.6 M R3 =.6 M Figure 5. BiQuad Filter 8
= 2 /4 Triangle Wave Output R f R3 75 k R 00 k R2 300 k /4 Square Wave Output V in R R2 R3 /4 O V O O = 0 f = R R 4 R f R if R2 R R3 = R2 R = 2 Figure 6. Function Generator Figure 7. Multiple Feedback Bandpass Filter Given:Мf o = center frequency A(f o ) = gain at center frequency hoose value f o, Then: R3 = Q f o R3 R = 2 A(fo ) R R3 R2 = 4Q 2 R R3 For less than 0% error from operational amplifier, where f o and BW are expressed in Hz. If source impedance varies, filter may be preceded with voltage follower buffer to stabilize filter parameters. Q o f o BW < 0. 9
ORDERING INFORMATION Device Operating Temperature Range Package Shipping LM224D SOI4 LM224DG SOI4 55 Units/Rail LM224DR2 SOI4 LM224DR2G SOI4 LM224DTB LM224DTBG 25 to 85 TSSOP4* TSSOP4* 96 Units/Tube LM224DTBR2 LM224DTBR2G TSSOP4* TSSOP4* LM224N PDIP4 LM224NG PDIP4 25 Units/Rail D SOI4 DG SOI4 55 Units/Rail DR2 SOI4 DR2G SOI4 DTB DTBG TSSOP4* TSSOP4* 96 Units/Tube DTBR2 DTBR2G TSSOP4* TSSOP4* N PDIP4 NG AD 0 to 70 PDIP4 SOI4 25 Units/Rail ADG SOI4 55 Units/Rail ADR2 SOI4 ADR2G SOI4 ADTB ADTBG ADTBR2 ADTBR2G AN ANG TSSOP4* TSSOP4* TSSOP4* TSSOP4* PDIP4 PDIP4 96 Units/Tube 25 Units/Rail For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD80/D. *This package is inherently PbFree. 0
ORDERING INFORMATION (continued) Device Operating Temperature Range Package Shipping LM2902D SOI4 LM2902DG SOI4 55 Units/Rail LM2902DR2 SOI4 LM2902DR2G SOI4 LM2902DTB LM2902DTBG 40 to 05 TSSOP4* TSSOP4* 96 Units/Tube LM2902DTBR2 LM2902DTBR2G TSSOP4* TSSOP4* LM2902N PDIP4 LM2902NG PDIP4 25 Units/Rail LM2902VD SOI4 LM2902VDG SOI4 55 Units/Rail LM2902VDR2 SOI4 LM2902VDR2G SOI4 LM2902VDTB LM2902VDTBG TSSOP4* TSSOP4* 96 Units/Tube LM2902VDTBR2 LM2902VDTBR2G 40 to 25 TSSOP4* TSSOP4* LM2902VN PDIP4 LM2902VNG PDIP4 25 Units/Rail NV2902DR2 SOI4 NV2902DR2G SOI4 NV2902DTBR2G TSSOP4* For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD80/D. *This package is inherently PbFree.
MARKING DIAGRAMS PDIP4 N SUFFIX ASE 646 4 4 4 4 AN AWLYYWWG LMx24N AWLYYWWG LM2902N AWLYYWWG LM2902VN AWLYYWWG SOI4 D SUFFIX ASE 75A 4 ADG AWLYWW 4 LMx24DG AWLYWW 4 LM2902DG AWLYWW 4 LM2902VDG AWLYWW * TSSOP4 DTB SUFFIX ASE 948G 4 4 4 4 x24 ALYW 324A ALYW 2902 ALYW 2902 V ALYW x = 2 or 3 A = Assembly Location WL, L = Wafer Lot YY, Y = Year WW, W = Work Week G or = PbFree Package (Note: Microdot may be in either location) *This marking diagram also applies to NV2902. 2
PAKAGE DIMENSIONS PDIP4 ASE 64606 ISSUE P 4 8 7 B NOTES:. DIMENSIONING AND TOLERANING PER ANSI Y4.5M, 982. 2. ONTROLLING DIMENSION: INH. 3. DIMENSION L TO ENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INLUDE MOLD FLASH. 5. ROUNDED ORNERS OPTIONAL. H A INHES MILLIMETERS DIM MIN MAX MIN MAX A 0.75 0.770 8.6 9.56 B 0.240 0.260 6.0 6.60 F 0.45 0.85 3.69 4.69 D 0.05 0.02 0.38 0.53 F 0.040 0.070.02.78 G 0.00 BS 2.54 BS H 0.052 0.095.32 2.4 J 0.008 0.05 0.20 0.38 K 0.5 0.35 2.92 3.43 L M 0 0 G N 0.05 0.039 0.38.0 3
PAKAGE DIMENSIONS SOI4 ASE 75A03 ISSUE H T SEATING PLANE G A 4 8 D 4 PL 7 B K P 7 PL 0.25 (0.00) M T B S A S 0.25 (0.00) M B M NOTES:. DIMENSIONING AND TOLERANING PER ANSI Y4.5M, 982. 2. ONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.5 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.27 (0.005) TOTAL IN EXESS OF THE D DIMENSION AT MAXIMUM MATERIAL ONDITION. MILLIMETERS INHES R X 45 F DIM MIN MAX MIN MAX A 8.55 8.75 0.337 0.344 B 3.80 4.00 0.50 0.57.35.75 0.054 0.068 D 0.35 0.49 0.04 0.09 M J F 0.40.25 0.06 0.049 G.27 BS 0.050 BS J 0.9 0.25 0.008 0.009 K 0.0 0.25 0.004 0.009 M 0 7 0 7 P 5.80 6.20 0.228 0.244 R 0.25 0.50 0.00 0.09 SOLDERING FOOTPRINT* 4X 0.58 7X 7.04 4X.52.27 PITH DIMENSIONS: MILLIMETERS *For additional information on our PbFree strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. 4
PAKAGE DIMENSIONS TSSOP4 ASE 948G0 ISSUE B 0.5 (0.006) T 0.5 (0.006) T L 0.0 (0.004) T SEATING PLANE U U S 2X L/2 PIN IDENT. S D 4 4X K REF 0.0 (0.004) M T U S V S N 8 0.25 (0.00) M B U 7 A V G H N J J F DETAIL E K K DETAIL E ÇÇÇ ÉÉÉ ÇÇÇ ÉÉÉ SETION NN W NOTES:. DIMENSIONING AND TOLERANING PER ANSI Y4.5M, 982. 2. ONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXEED 0.5 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXEED 0.25 (0.00) PER SIDE. 5. DIMENSION K DOES NOT INLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXESS OF THE K DIMENSION AT MAXIMUM MATERIAL ONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENE ONLY. 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE W. MILLIMETERS INHES DIM MIN MAX MIN MAX A 4.90 5.0 0.93 0.200 B 4.30 4.50 0.69 0.77.20 0.047 D 0.05 0.5 0.002 0.006 F 0.50 0.75 0.020 0.030 G 0.65 BS 0.026 BS H 0.50 0.60 0.020 0.024 J 0.09 0.20 0.004 0.008 J 0.09 0.6 0.004 0.006 K 0.9 0.30 0.007 0.02 K 0.9 0.25 0.007 0.00 L 6.40 BS 0.252 BS M 0 8 0 8 SOLDERING FOOTPRINT* 7.06 0.65 PITH 4X 0.36 4X.26 DIMENSIONS: MILLIMETERS *For additional information on our PbFree strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. 5
ON Semiconductor and are registered trademarks of Semiconductor omponents Industries, LL (SILL). SILL reserves the right to make changes without further notice to any products herein. SILL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SILL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Typical parameters which may be provided in SILL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including Typicals must be validated for each customer application by customer s technical experts. SILL does not convey any license under its patent rights nor the rights of others. SILL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SILL product could create a situation where personal injury or death may occur. Should Buyer purchase or use SILL products for any such unintended or unauthorized application, Buyer shall indemnify and hold SILL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SILL was negligent regarding the design or manufacture of the part. SILL is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLIATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution enter for ON Semiconductor P.O. Box 563, Denver, olorado 8027 USA Phone: 303675275 or 8003443860 Toll Free USA/anada Fax: 303675276 or 8003443867 Toll Free USA/anada Email: orderlit@onsemi.com N. American Technical Support: 8002829855 Toll Free USA/anada Europe, Middle East and Africa Technical Support: Phone: 42 33 790 290 Japan ustomer Focus enter Phone: 8357733850 6 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative /D