Features. DDR3 SODIMM Product Specification. Rev. 1.7 Feb. 2016



Similar documents
Features. DDR3 Unbuffered DIMM Spec Sheet

Features. DDR SODIMM Product Datasheet. Rev. 1.0 Oct. 2011

DDR3 SDRAM UDIMM MT8JTF12864A 1GB MT8JTF25664A 2GB

Table 1: Address Table

DDR3 SDRAM SODIMM MT16JSF25664HZ 2GB MT16JSF51264HZ 4GB. Features. 2GB, 4GB (x64, DR) 204-Pin Halogen-Free DDR3 SODIMM. Features

DDR2 SDRAM SODIMM MT8HTF3264HD 256MB MT8HTF6464HD 512MB MT8HTF12864HD 1GB For component data sheets, refer to Micron s Web site:

DDR2 SDRAM SODIMM MT16HTF12864H 1GB MT16HTF25664H 2GB

DDR2 SDRAM SODIMM MT8HTF6464HDZ 512MB MT8HTF12864HDZ 1GB. Features. 512MB, 1GB (x64, DR) 200-Pin DDR2 SODIMM. Features

GR2DR4B-EXXX/YYY/LP 1GB & 2GB DDR2 REGISTERED DIMMs (LOW PROFILE)

DDR SDRAM SODIMM. MT8VDDT3264H 256MB 1 MT8VDDT6464H 512MB For component data sheets, refer to Micron s Web site:

DDR3 SDRAM SODIMM MT8JSF12864HZ 1GB MT8JSF25664HZ 2GB. Features. 1GB, 2GB (x64, SR) 204-Pin Halogen-Free DDR3 SDRAM SO- DIMM.

DDR2 SDRAM SODIMM MT8HTF12864HZ 1GB MT8HTF25664HZ 2GB. Features. 1GB, 2GB (x64, SR) 200-Pin DDR2 SDRAM SODIMM. Features

DDR SDRAM SODIMM. MT9VDDT1672H 128MB 1 MT9VDDT3272H 256MB MT9VDDT6472H 512MB For component data sheets, refer to Micron s Web site:

DDR2 SDRAM SODIMM MT16HTF12864HZ 1GB MT16HTF25664HZ 2GB MT16HTF51264HZ 4GB. Features. 1GB, 2GB, 4GB (x64, DR) 200-Pin DDR2 SDRAM SODIMM.

DDR3 SDRAM SODIMM MT8JSF25664HDZ 2GB. Features. 2GB (x64, DR) 204-Pin DDR3 SODIMM. Features. Figure 1: 204-Pin SODIMM (MO-268 R/C A)

DDR2 SDRAM SODIMM MT4HTF6464HZ 512MB. Features. 512MB (x64, SR) 200-Pin DDR2 SODIMM. Features. Figure 1: 200-Pin SODIMM (MO-224 R/C C)

DDR3 SDRAM UDIMM MT16JTF25664AZ 2GB MT16JTF51264AZ 4GB MT16JTF1G64AZ 8GB. Features. 2GB, 4GB, 8GB (x64, DR) 240-Pin DDR3 UDIMM.

DDR3(L) 4GB / 8GB UDIMM

DDR2 SDRAM UDIMM MT18HTF6472AY 512MB MT18HTF12872AY 1GB MT18HTF25672AY 2GB MT18HTF51272AY 4GB. Features

DDR SDRAM SODIMM MT16VDDF6464H 512MB MT16VDDF12864H 1GB

DDR SDRAM UDIMM MT16VDDT6464A 512MB MT16VDDT12864A 1GB MT16VDDT25664A 2GB

ADQYF1A08. DDR2-1066G(CL6) 240-Pin O.C. U-DIMM 1GB (128M x 64-bits)

DDR2 SDRAM UDIMM MT16HTF6464AY 512MB MT16HTF12864AY 1GB MT16HTF25664AY 2GB MT16HTF51264AY 4GB. Features

1.55V DDR2 SDRAM FBDIMM

Note: Data Rate (MT/s) CL = 3 CL = 4 CL = 5 CL = 6. t RCD (ns) t RP (ns) t RC (ns) t RFC (ns)

DDR SDRAM Small-Outline DIMM MT16VDDF6464H 512MB MT16VDDF12864H 1GB

are un-buffered 200-Pin Double Data Rate (DDR) Synchronous DRAM Small Outline Dual In-Line Memory Module (SO-DIMM). All devices

Memory Module Specifications KVR667D2D4F5/4G. 4GB 512M x 72-Bit PC CL5 ECC 240-Pin FBDIMM DESCRIPTION SPECIFICATIONS

Memory Module Specifications KVR667D2D8F5/2GI. 2GB 256M x 72-Bit PC CL5 ECC 240-Pin FBDIMM DESCRIPTION SPECIFICATIONS

Address Summary Table: 128MB 256MB 512MB 1GB 2GB Module

DDR SDRAM RDIMM MT36VDDF GB MT36VDDF GB

DDR2 SDRAM FBDIMM MT9HTF6472F 512MB MT9HTF12872F 1GB. Features. 512MB, 1GB (x72, SR) 240-Pin DDR2 SDRAM FBDIMM. Features

DDR2 SDRAM FBDIMM MT36HTF25672F 2GB MT36HTF51272F 4GB. Features. 2GB, 4GB (x72, DR) 240-Pin DDR2 SDRAM FBDIMM. Features

DDR2 SDRAM FBDIMM MT18HTF12872FD 1GB MT18HTF25672FD 2GB. Features. 1GB, 2GB (x72, DR) 240-Pin DDR2 SDRAM FBDIMM. Features

ADATA Technology Corp. DDR3-1600(CL11) 240-Pin VLP ECC U-DIMM 4GB (512M x 72-bit)

DDR2 SDRAM Unbuffered DIMM MT9HTF3272A 256MB MT9HTF6472A 512MB MT9HTF12872A 1GB

Technical Note. Initialization Sequence for DDR SDRAM. Introduction. Initializing DDR SDRAM

DDR2 SDRAM SODIMM MT4HTF1664H 128MB MT4HTF3264H 256MB MT4HTF6464H 512MB

Table 1 SDR to DDR Quick Reference

User s Manual HOW TO USE DDR SDRAM

DDR3L SDRAM. MT41K512M4 64 Meg x 4 x 8 banks MT41K256M8 32 Meg x 8 x 8 banks MT41K128M16 16 Meg x 16 x 8 banks. Description

DDR3 SDRAM. MT41J256M4 32 Meg x 4 x 8 banks MT41J128M8 16 Meg x 8 x 8 banks MT41J64M16 8 Meg x 16 x 8 banks. Features

DDR3 SDRAM. MT41J512M4 64 Meg x 4 x 8 Banks MT41J256M8 32 Meg x 8 x 8 Banks MT41J128M16 16 Meg x 16 x 8 Banks. Features. 2Gb: x4, x8, x16 DDR3 SDRAM

Standard: 64M x 8 (9 components)

Technical Note DDR2 Offers New Features and Functionality

Parity 3. Data Rate (MT/s) CL = 6 CL = 5 CL = 4 CL = 3-80E PC

DDR3L SDRAM. MT41K1G4 128 Meg x 4 x 8 banks MT41K512M8 64 Meg x 8 x 8 banks MT41K256M16 32 Meg x 16 x 8 banks. Description

Computer Architecture

Mobile SDRAM. MT48H16M16LF 4 Meg x 16 x 4 banks MT48H8M32LF 2 Meg x 32 x 4 banks

DDR SDRAM UNBUFFERED DIMM

Data Rate (MT/s) CL = 15 CL = 13 CL = 14

White Paper David Hibler Jr Platform Solutions Engineer Intel Corporation. Considerations for designing an Embedded IA System with DDR3 ECC SO-DIMMs

DDR2 SDRAM Registered MiniDIMM MT9HTF3272(P)K 256MB MT9HTF6472(P)K 512MB MT9HTF12872(P)K 1GB

A N. O N Output/Input-output connection

V58C2512(804/404/164)SB HIGH PERFORMANCE 512 Mbit DDR SDRAM 4 BANKS X 16Mbit X 8 (804) 4 BANKS X 32Mbit X 4 (404) 4 BANKS X 8Mbit X 16 (164)

Dual DIMM DDR2 and DDR3 SDRAM Interface Design Guidelines

DDR SDRAM UNBUFFERED DIMM

2GB DDR2 SDRAM SO-DIMM

DOUBLE DATA RATE (DDR) SDRAM

Jerry Chu 2010/07/07 Vincent Chang 2010/07/07

JEDEC STANDARD DDR3 SDRAM. JESD79-3C (Revision of Jesd79-3B, April 2008) JEDEC SOLID STATE TECHNOLOGY ASSOCIATION NOVEMBER 2008

512MB DDR SDRAM SoDIMM

DDR3 DIMM Slot Interposer

DDR2 Specific SDRAM Functions

JEDEC STANDARD DDR2 SDRAM SPECIFICATION JESD79-2B. (Revision of JESD79-2A) JEDEC SOLID STATE TECHNOLOGY ASSOCIATION. January 2005

PT973216BG. 32M x 4BANKS x 16BITS DDRII. Table of Content-

DDR2 VLP-Registered DIMM Module

SOLVING HIGH-SPEED MEMORY INTERFACE CHALLENGES WITH LOW-COST FPGAS

CS0_n 1K A[9:0] 2K A[10:0] addressing/cs_n

Tuning DDR4 for Power and Performance. Mike Micheletti Product Manager Teledyne LeCroy

DDR2 SDRAM. MT47H256M4 32 Meg x 4 x 8 banks MT47H128M8 16 Meg x 8 x 8 banks MT47H64M16 8 Meg x 16 x 8 banks. Features

Technical Note Design Guide for Two DDR UDIMM Systems

Tuning DDR4 for Power and Performance. Mike Micheletti Product Manager Teledyne LeCroy

Technical Note. DDR3 Point-to-Point Design Support. Introduction. TN-41-13: DDR3 Point-to-Point Design Support. Introduction

DDR subsystem: Enhancing System Reliability and Yield

JEDEC STANDARD. Double Data Rate (DDR) SDRAM Specification JESD79C. (Revision of JESD79B) JEDEC SOLID STATE TECHNOLOGY ASSOCIATION MARCH 2003

Samsung DDR4 SDRAM DDR4 SDRAM

D1 D2 D3 D4 D5 D6 D7. Benefits: Stable system operation No trace length matching Low PCB cost

Embedded Multi-Media Card Specification (e MMC 4.5)

DDR2 Unbuffered SDRAM MODULE

ThinkServer PC DDR2 FBDIMM and PC DDR2 SDRAM Memory options boost overall performance of ThinkServer solutions

Memory unit. 2 k words. n bits per word

White Paper Utilizing Leveling Techniques in DDR3 SDRAM Memory Interfaces

DDR4 Memory Technology on HP Z Workstations

REV /2007 NANYA TECHNOLOGY CORP. NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

HP03 BAROMETER MODULE Version: 1.1

Highlights of the High- Bandwidth Memory (HBM) Standard

Technical Note DDR3 ZQ Calibration

Technical Note FBDIMM Channel Utilization (Bandwidth and Power)

RealSSD Embedded USB Mass Storage Drive MTFDCAE001SAF, MTFDCAE002SAF, MTFDCAE004SAF, MTFDCAE008SAF

DDR SDRAM Memory Termination USING THE LX1672 AND LX1673 FOR DDR SDRAM MEMORY TERMINATION INTEGRATED PRODUCTS. Microsemi

DS1621 Digital Thermometer and Thermostat

Semiconductor Device Technology for Implementing System Solutions: Memory Modules

Transcription:

Features DDR3 functionality and operations supported as defined in the component data sheet 204pin, small-outline dual in-line memory module (SODIMM) Fast data transfer rates: DDR3-1066(PC3-8500) DDR3-1333(PC3-10600) DDR3-1600(PC3-12800) Single or Dual rank 1GB (128 Meg x 64), 2GB (256 Meg x 64), 4GB (512Meg x 64), 8GB (1Giga x 64) V DD = V DDQ = 1.5V ±0.075V V DDSPD = 3.0V to 3.6V Reset pin for improved system stability Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the mode register set (MRS) Adjustable data-output drive strength Fly-by topology Terminated control, command, and address bus Serial presence-detect (SPD) EEPROM Gold edge contacts Pb-free 1

Module Specification ( Single DIMM Package) Part Number Module Density & Configuration Bandwidth Data Rate Timing Operator tcl-trcd-trp Voltage SP001GBSTU106S01(2) 1GB (128Mx64) SP001GBSTU133S01(2) 128Mx8 1Rank PC3-10600 DDR3-1333 9-9-9 1.5V SP001GBSTU106T01(2) 1GB (128Mx64) SP001GBSTU133T01(2) PC3-10600 DDR3-1333 9-9-9 1.5V 128Mx16 1Rank SP001GBSTU160T01(2) PC3-12800 DDR3-1600 11-11-11 1.5V SP001GBSTU106Q01(2) 1GB (128Mx64) SP001GBSTU133Q01(2) 64Mx16 2Ranks PC3-10600 DDR3-1333 9-9-9 1.5V SP002GBSTU106V01(2) 2GB (256Mx64) SP002GBSTU133V01(2) PC3-10600 DDR3-1333 9-9-9 1.5V 256Mx8 1Rank SP002GBSTU160V01(2) PC3-12800 DDR3-1600 11-11-11 1.5V SP002GBSTU106W01(2) 2GB (256Mx64) SP002GBSTU133W01(2) PC3-10600 DDR3-1333 9-9-9 1.5V 256Mx16 1Rank SP002GBSTU160W01(2) PC3-12800 DDR3-1600 11-11-11 1.5V SP002GBSTU106S01(2) 2GB (256Mx64) SP002GBSTU133S01(2) PC3-10600 DDR3-1333 9-9-9 1.5V 128Mx8 2Ranks SP002GBSTU160S01(2) PC3-12800 DDR3-1600 9-9-9 1.5V SP002GBSTU106T01(2) 2GB (256Mx64) SP002GBSTU133T01(2) PC3-10600 DDR3-1333 9-9-9 1.5V 128Mx16 2Ranks SP002GBSTU160T01(2) PC3-12800 DDR3-1600 11-11-11 1.5V SP004GBSTU106V01(2) 4GB (512Mx64) SP004GBSTU133V01(2) PC3-10600 DDR3-1333 9-9-9 1.5V 256Mx8 2Ranks SP004GBSTU160V01(2) PC3-12800 DDR3-1600 11-11-11 1.5V SP004GBSTU160N02DA 4GB (512Mx64) PC3-12800 512Mx8 1Ranks DDR3-1600 11-11-11 1.5V SP004GBSTU106W01(2) 4GB (512Mx64) SP004GBSTU133W01(2) PC3-10600 DDR3-1333 9-9-9 1.5V 256Mx16 2Ranks SP004GBSTU160W01(2) PC3-12800 DDR3-1600 11-11-11 1.5V SP004GBSTU133N01(2) 4GB (512Mx64) PC3-10600 DDR3-1333 9-9-9 1.5V SP004GBSTU160N01(2) 512Mx8 1Rank PC3-12800 DDR3-1600 11-11-11 1.5V SP008GBSTU133N01(2) 8GB (1Gx64) PC3-10600 DDR3-1333 9-9-9 1.5V SP008GBSTU160N01(2) 512Mx8 2Ranks PC3-12800 DDR3-1600 11-11-11 1.5V SP008GBSTU160N02DA 8GB (1Gx64) PC3-12800 512Mx8 2Ranks DDR3-1600 11-11-11 1.5V 2

Module Specification ( ) Part Number Module Density &Configuration Bandwidth Data Rate Timing Operator tcl-trcd-trp Voltage SP002GBSTU106T21(2) 1GB x 2 SP002GBSTU133T21(2) PC3-10600 DDR3-1333 9-9-9 1.5V SP002GBSTU160T21(2) PC3-12800 DDR3-1600 11-11-11 1.5V SP004GBSTU106T21(2) 2GB x 2 SP004GBSTU133T21(2) PC3-10600 DDR3-1333 9-9-9 1.5V SP004GBSTU160T21(2) PC3-12800 DDR3-1600 11-11-11 1.5V SP004GBSTU106W21(2) 2GB x 2 SP004GBSTU133W21(2) PC3-10600 DDR3-1333 9-9-9 1.5V SP004GBSTU160W21(2) PC3-12800 DDR3-1600 11-11-11 1.5V SP008GBSTU106V21(2) 4GB x 2 SP008GBSTU133V21(2) PC3-10600 DDR3-1333 9-9-9 1.5V SP008GBSTU160V21(2) PC3-12800 DDR3-1600 11-11-11 1.5V SP008GBSTU106W21(2) 4GB x 2 SP008GBSTU133W21(2) PC3-10600 DDR3-1333 9-9-9 1.5V SP008GBSTU160W21(2) PC3-12800 DDR3-1600 11-11-11 1.5V SP008GBSTU160N22DA 4GB x 2 PC3-12800 DDR3-1600 11-11-11 1.5V SP016GBSTU133N21(2) 8GB x 2 PC3-10600 DDR3-1333 9-9-9 1.5V SP016GBSTU160N21(2) PC3-12800 DDR3-1600 11-11-11 1.5V SP016GBSTU160N22DA 8GB x 2 PC3-12800 DDR3-1600 11-11-11 1.5V Note: 1. This document supports all STU Series DDR3 204Pin SODIMM products. 2. Some item was being EOL in this list, Please contact with our sales Dep. 3. All part numbers end with a double-digit code is for customize use only. Example: SP001GBSTU133S02XX 4. There are two solutions (SDP & DDP) for each 2 ranks module. SDP: DRAM use Single DIE Package. In this solution, there are 16 DRAM chips on module. DDP: DRAM use Single DIE Package. In this solution, there are 8 DRAM chips on module. Module Specification (Dedicated solution for customization) Part Number SP002GBSTU133V01D1 Module Density Dedicated Timing Operator Data Rate & Configuration Solution (tcl-trcd-trp) Voltage 2GB (256Mx64) NT5CB256M8FN-DI DDR3-1333 9-9-9 1.5V 256Mx8 1Rank 3

Pin Assignments 204-Pin DDR3 SODIMM Front 204-Pin DDR3 SODIMM Back Pin Symbol Pin Symbol Pin Symbol Pin Symbol Pin Symbol Pin Symbol Pin Symbol Pin Symbol 1 VREFDQ 53 DQ19 105 VDD 157 DQ42 2 VSS 54 VSS 106 VDD 158 DQ46 3 VSS 55 VSS 107 A10 159 DQ43 4 DQ4 56 DQ28 108 BA1 160 DQ47 5 DQ0 57 DQ24 109 BA0 161 VSS 6 DQ5 58 DQ29 110 RAS# 162 VSS 7 DQ1 59 DQ25 111 VDD 163 DQ48 8 VSS 60 VSS 112 VDD 164 DQ52 9 VSS 61 VSS 113 WE# 165 DQ49 10 DQS0# 62 DQS3# 114 S0# 166 DQ53 11 DM0 63 DM3 115 CAS# 167 VSS 12 DQS0 64 DQS3 116 ODT0 168 VSS 13 VSS 65 VSS 117 VDD 169 DQS6# 14 VSS 66 VSS 118 VDD 170 DM6 15 DQ2 67 DQ26 119 A13 171 DQS6 16 DQ6 68 DQ30 120 ODT1 172 VSS 17 DQ3 69 DQ27 121 S1# 173 VSS 18 DQ7 70 DQ31 122 NC 174 DQ54 19 VSS 71 VSS 123 VDD 175 DQ50 20 VSS 72 VSS 124 VDD 176 DQ55 21 DQ8 73 CKE0 125 NC 177 DQ51 22 DQ12 74 CKE1 126 VREFCA 178 VSS 23 DQ9 75 VDD 127 VSS 179 VSS 24 DQ13 76 VDD 128 SS 180 DQ60 25 VSS 77 NC 129 DQ32 181 DQ56 26 VSS 78 NC 130 DQ36 182 DQ61 27 DQS1# 79 BA2 131 DQ33 183 DQ57 28 DM1 80 NC/A14 132 DQ37 184 VSS 29 DQS1 81 VDD 133 VSS 185 VSS 30 RESET# 82 VDD 134 VSS 186 DQS7# 31 VSS 83 A12 135 DQS4# 187 DM7 32 VSS 84 A11 136 DM4 188 DQS7 33 DQ10 85 A9 137 DQS4 189 VSS 34 DQ14 86 A7 138 VSS 190 VSS 35 DQ11 87 VDD 139 VSS 191 DQ58 36 DQ15 88 VDD 140 DQ38 192 DQ62 37 VSS 89 A8 141 DQ34 193 DQ59 38 VSS 90 A6 142 DQ39 194 DQ63 39 DQ16 91 A5 143 DQ35 195 VSS 40 DQ20 92 A4 144 VSS 196 VSS 41 DQ17 93 VDD 145 VSS 197 SA0 42 DQ21 94 VDD 146 DQ44 198 EVENT# 43 VSS 95 A3 147 DQ40 199 VDDSPD 44 VSS 96 A2 148 DQ45 200 SDA 45 DQS2# 97 A1 149 DQ41 201 SA1 46 DM2 98 A0 150 VSS 202 SCL 47 DQS2 99 VDD 151 VSS 203 VTT 48 VSS 100 VDD 152 DQS5# 204 VTT 49 VSS 101 CK0 153 DM5 50 DQ22 102 CK1 154 DQS5 51 DQ18 103 CK0# 155 VSS 52 DQ23 104 CK1# 156 VSS 4

Pin Description Symbol Type Description A0 A15 Address inputs: Provide the row address for ACTIVE commands and the column address and auto precharge bit for READ/WRITE commands to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA. A12 is sampled during READ and WRITE commands to determine if burst chop (on-the-fly) will be performed. The address inputs also provide the opcode during mode register command set. A0 A13 (128Mx8, 128Mx16) A0 A14 (256Mx8, 256Mx16) A0 A15 (512Mx8). BA0 BA2 CK0, CK0#, CK1, CK1# CKE0, CKE1 DM0 DM7 ODT0 ODT1 RAS#, CAS#, WE# RESET# S0#, S1# SA[2:0] (LVCMOS) Bank address inputs: BA0, BA1 define to which device bank an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. BA0, BA1 define which mode register, including MR, EMR, EMR(2), and EMR(3), is loaded during the LOAD MODE command. Clock: CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK#. Output data (DQs and DQS/DQS#) is referenced to the crossings of CK and CK#. Clock enable: CKE (registered HIGH) activates and CKE (registered LOW) deactivates clocking circuitry on the DDR3 SDRAM. Data input mask: DM is an input mask signal for write data. data is masked when DM is sampled HIGH, along with that input data, during a write access. DM is sampled on both edges of DQS. Although DM pins are input-only, the DM loading is designed to match that of DQ and DQS7pins. On-die termination: ODT (registered HIGH) enables termination resistance internal to the DDR3 SDRAM. When enabled, ODT is only applied to the following pins: DQ, DQS, DQS# and DM. The ODT input will be ignored if disabled via the LOAD MODE command. Command inputs: RAS#, CAS#, and WE# (along with S#) define the command being entered. Reset: RESET# is an active LOW CMOS input referenced to V SS. The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH 0.8 V DD and DC LOW 0.2 V DD. Chip select: S# enables (registered LOW) and disables (registered HIGH) the command decoder. Presence-detect address inputs: These pins are used to configure the SPD EEPROM address range. SCL Serial clock for presence-detect: SCL is used to synchronize the presence-detect data transfer to and from the module. DQ0 DQ63 I/O Data input/output: Bidirectional data bus. DQS0 DQS7 I/O Data strobe: Output with read data, input with write data for source synchronous operation. DQS0# DQS7# Edge-aligned with read data, center-aligned with write data. SDA I/O Serial presence-detect data: SDA is a bidirectional pin used to transfer addresses and data into and out of the SPD EEPROM on the module. V DD Supply Power supply: 1.5V ±0.075V. The component V DD and V DDQ are connected to the module V DD. V DDSPD Supply Temperature sensor/spd EEPROM power supply: +3.0V to +3.6V. V REFCA Supply Reference voltage: Control, command, and address (V DD /2). V REFDQ Supply Reference voltage: DQ, DM (V DD /2). V SS Supply Ground. V TT Supply Termination voltage: Used for control, command, and address (V DD /2). NC No connect: These pins are not connected on the module. NU Not used: These pins are not used in specific module configuration/operations. 5

Simplified Mechanical Drawing(x8 1Rank) Note: 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted. Note: 2. The dimensional diagram is for reference only. Note: 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted. Note: 2. The dimensional diagram is for reference only. 6

Simplified Mechanical Drawing(x8 2Ranks) SDP Note 1: All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted. Note 2: The dimensional diagram is for reference only. 7

Simplified Mechanical Drawing(x8 2Ranks) DDP Note 1: All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted. Note 2: The dimensional diagram is for reference only. 8

Simplified Mechanical Drawing(x16 1Rank) Note: 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted. Note: 2. The dimensional diagram is for reference only. 9

Simplified Mechanical Drawing(x16 2Ranks) Note 1: All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted. Note 2: The dimensional diagram is for reference only. 10