Logic gates. Chapter. 9.1 Logic gates. MIL symbols. Learning Summary. In this chapter you will learn about: Logic gates



Similar documents
Ladder and Functional Block Programming

Input, Process and Output

6. BOOLEAN LOGIC DESIGN

United States Naval Academy Electrical and Computer Engineering Department. EC262 Exam 1

Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.

Elementary Logic Gates

Creating Relay Logic Diagrams

Understanding Logic Design

Gates, Circuits, and Boolean Algebra

DIGITAL COUNTERS. Q B Q A = 00 initially. Q B Q A = 01 after the first clock pulse.

Digital circuits make up all computers and computer systems. The operation of digital circuits is based on

Lecture 12: More on Registers, Multiplexers, Decoders, Comparators and Wot- Nots

Gates & Boolean Algebra. Boolean Operators. Combinational Logic. Introduction

Physics. Cambridge IGCSE. Workbook. David Sang. Second edition Cambers & Sibley: IGCSE Physics Cover. C M Y K

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

COMBINATIONAL CIRCUITS

Basic Logic Gates Richard E. Haskell

Lesson 12 Sequential Circuits: Flip-Flops

DIGITAL LOGIC CURRENT FLOW

Lecture 4: Binary. CS442: Great Insights in Computer Science Michael L. Littman, Spring I-Before-E, Continued

Digital Design. Assoc. Prof. Dr. Berna Örs Yalçın

Two-level logic using NAND gates

K-Type Thermocouple Sensor User s Guide

Section 1.4 Place Value Systems of Numeration in Other Bases

CHAPTER 11 LATCHES AND FLIP-FLOPS

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

Asset Management and Condition Monitoring

3 SOFTWARE AND PROGRAMMING LANGUAGES

2 SYSTEM DESCRIPTION TECHNIQUES

[ 4 ] Logic Symbols and Truth Table

Lecture 8: Synchronous Digital Systems

Drayton Digistat +2RF/+3RF

SEQUENTIAL CIRCUITS. Block diagram. Flip Flop. S-R Flip Flop. Block Diagram. Circuit Diagram

Combinational circuits

Help on the Embedded Software Block

BODY ELECTRICAL TOYOTA ELECTRICAL WIRING DIAGRAM WORKBOOK. ASSIGNMENT Version 1.8 WORKSHEETS.

Simplifying Logic Circuits with Karnaugh Maps

MODEL 5010 DUAL CHANNEL SMOKE/FIRE DETECTION MODULE

Section D..General Auto Electrical Corporation

Programmable Logic Controllers Definition. Programmable Logic Controllers History

Lab 1: Full Adder 0.0

GSM Gate Opener GSM Remote Switch RTU5015 User Manual

Type SA-1 Generator Differential Relay

ENGI 241 Experiment 5 Basic Logic Gates

ASYNCHRONOUS COUNTERS

Figure 8-1 Four Possible Results of Adding Two Bits

OpenControl. Utilization

Original instructions Tina 3A/Aps Adaptor unit

Automatic Railway Gate Controller with High Speed Alerting System

DIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION

Electrical Symbols and Line Diagrams

First Steps with CoDeSys. Last update:

Binary Adders: Half Adders and Full Adders

Accentuate the Negative: Homework Examples from ACE

Karnaugh Maps (K-map) Alternate representation of a truth table

MCT-7 Multiple Cable Test System

GSM Gate Opener GSM Remote Switch RTU5015. User Manual. Ver 1.3 Date Issued: All rights reserved by King Pigeon Hi-Tech. Co., Ltd.

Tina 2A/B Adaptor unit

Mathematics Instructional Cycle Guide

LINEAR INEQUALITIES. less than, < 2x + 5 x 3 less than or equal to, greater than, > 3x 2 x 6 greater than or equal to,

Recent Technologies in Nuclear Power Plant Supervisory and Control Systems

Digital Controller for Pedestrian Crossing and Traffic Lights

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

EXPERIMENT 8. Flip-Flops and Sequential Circuits

Xilinx ISE. <Release Version: 10.1i> Tutorial. Department of Electrical and Computer Engineering State University of New York New Paltz

Tutorials Drawing a 555 timer circuit

Xantrex Solar Monitor Widget. User Guide

PS323. Precision, Single-Supply SPST Analog Switch. Features. Description. Block Diagram, Pin Configuration, and Truth Table. Applications PS323 PS323

Upon completion of unit 1.1, students will be able to

MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question.

So far we have investigated combinational logic for which the output of the logic devices/circuits depends only on the present state of the inputs.

Two's Complement Adder/Subtractor Lab L03

QUEENSLAND HEALTH POPULATION HEALTH QUEENSLAND INVESTIGATORS REPORT

2 : BISTABLES. In this Chapter, you will find out about bistables which are the fundamental building blocks of electronic counting circuits.

I.S. 1 remote I/O system Redundant coupling via PROFIBUS DP

IE1204 Digital Design F12: Asynchronous Sequential Circuits (Part 1)

Section 1. Inequalities

FREQUENCY RESPONSE OF AN AUDIO AMPLIFIER

Inductive Sensors Single or Dual Loop Detectors Type LD with teach-in

Turbine Flow Sensor Series VTR

BOOLEAN ALGEBRA & LOGIC GATES

FORDHAM UNIVERSITY CISC Dept. of Computer and Info. Science Spring, Lab 2. The Full-Adder

Single Channel Loop Detector

SIMATIC. ET 200S distributed I/O 2AO I ST analog electronic module (6ES7135-4GB01-0AB0) Preface. Properties 1. Parameters 2.

LEVERAGING FPGA AND CPLD DIGITAL LOGIC TO IMPLEMENT ANALOG TO DIGITAL CONVERTERS

Decimal Number (base 10) Binary Number (base 2)

Counters and Decoders

TABLE OF CONTENT

Karnaugh Maps. Circuit-wise, this leads to a minimal two-level implementation

Using the UPSMON-Plus Monitoring Software

>

BINARY CODED DECIMAL: B.C.D.

PROGRAMMABLE LOGIC CONTROLLERS Unit code: A/601/1625 QCF level: 4 Credit value: 15 OUTCOME 3 PART 1

Debouncing Switches. Mechanical switches are one of the most common interfaces to a uc.

The ABB i-bus KNX Room Master Concept Your first step into the KNX world

NELSON VOLTAGE MONITOR INSTALLATION & PROGRAMMING MANUAL

COMPACT GUIDE. Camera-Integrated Motion Analysis

Hands On ECG. Sean Hubber and Crystal Lu

Chapter 2 Logic Gates and Introduction to Computer Architecture

Transcription:

Chapter 9 Logic gates Learning Summary In this chapter you will learn about: Logic gates Truth tables Logic circuits/networks In this chapter we will look at how logic gates are used and how truth tables are used to check if combinations of logic gates (known as logic circuits or logic networks) carry out the required functions. 9.1 Logic gates Signals can be represented as ON or OFF, 1 or 0 as well. large number of electronic circuits (in computers, control units, and so on) are made up of logic gates. These process signals which represent true or false. The most common symbols used to represent logic gates are shown below. In this book, we will use the MIL symbols. ut the reader may also see the simpler, more general, logic gate representations. ND NND N MIL symbols gate ND gate There are many different logic gates but we will concentrate on these. gate NND gate 124

Logic gates 9 N gate gate 9.2 Truth tables Truth tables are used to show logic gate functions. The gate has only one input, but all the others have two inputs. When constructing a truth table, the binary values 1 and 0 are used. Every possible combination, depending on number of inputs, is produced. asically, the number of possible combinations of 1s and 0s is 2 n where n = number of inputs. For example, 2 inputs have 2 2 combinations (i.e. 4), 3 inputs have 2 3 combinations (i.e. 8) and so on. The next section shows how these truth tables are used. Description of the six logic gates gate The output () is true (i.e. 1 or ON) if: INPUT is TRUE (i.e. 0 or OFF) Truth table for: = INPUT OUTPUT 0 1 1 0 ND gate ND The output () is true (i.e. 1 or ON) if: INPUT ND INPUT are OTH TRUE (i.e. 1 or ON) Truth table for: = ND INPUT INPUT OUTPUT 0 1 0 1 0 0 1 1 1 125

IGCSE Computer Studies Revision Guide gate The output () is true (i.e. 1 or ON) if: INPUT INPUT is TRUE (i.e. 1 or ON) Truth table for: = INPUT INPUT OUTPUT 0 1 1 1 0 1 1 1 1 NND gate NND The output () is true (i.e. 1 or ON) if: INPUT ND INPUT are OTH TRUE (i.e. 1 or ON) Truth table for: = ND INPUT INPUT OUTPUT 0 0 1 0 1 1 1 0 1 1 1 0 N gate N The output () is true (i.e. 1 or ON) if: INPUT INPUT are OTH TRUE (i.e. 1 or ON) Truth table for: = INPUT INPUT OUTPUT 0 0 1 0 1 0 1 0 0 1 1 0 gate 126

Logic gates 9 The output () is true (i.e. 1 or ON) if: INPUT ( INPUT ) ( INPUT ) INPUT is TRUE (i.e. 1 or ON) Truth table for: = ( ) ( ) INPUT INPUT OUTPUT 0 1 1 1 0 1 1 1 0 9.3 Logic circuits/networks Logic gates can be combined together to produce more complex logic circuits (networks). Key Point The output from a logic circuit (network) is checked by producing a truth table. Two different types of problem are considered here: drawing the truth table from a given logic circuit (network) designing a logic circuit (network) from a given problem and testing it by also drawing a truth table. Example 1 Produce a truth table from the following logic circuit (network). N P To show how this works, we will split the logic circuit into two parts (shown by the dotted line). C ND Q First part There are 3 inputs; thus we must have 2 3 (i.e. 8) possible combinations of 1s and 0s. To find the values (outputs) at points P and Q, it is necessary to consider the truth tables for the N gate (output P) and the ND gate (output Q) i.e. P = N Q = ND C 127

IGCSE Computer Studies Revision Guide We thus get: INPUT INPUT INPUT C OUTPUT P OUTPUT Q 1 0 0 0 1 1 0 0 1 0 1 1 0 1 1 0 1 0 1 0 0 1 1 1 1 1 0 1 Second part There are 8 values from P and Q which form the inputs to the last gate. Hence we get = P Q which gives the following truth table: INPUT P INPUT Q OUTPUT 1 0 1 1 0 1 0 1 1 0 1 1 Which now gives us the final truth table for the logic circuit given at the start of the example: INPUT INPUT INPUT C OUTPUT 1 0 0 1 1 0 1 0 0 0 1 1 1 1 1 0 1 0 1 1 0 0 1 1 1 1 128

Logic gates 9 Example 2 Consider the following problem. system used 3 switches, and C; a combination of switches determines whether an alarm,, sounds: If switch or switch are in the ON position and if switch C is in the OFF position then a signal to sound an alarm, is produced. It is possible to convert this problem into a logic statement. So we get: Remembering that ON = 1 and OFF = 0; also remember that we write 0 as 1. If ( = 1 = 1) ND (C = 1) then = 1 The first part is two The output from the The third part is inputs ( and ) first part and the one input (C) which is joined by an third part are joined put through a gate by an ND gate gate So we get the following logic circuit (network): ND C This gives the following truth table: INPUT INPUT INPUT C OUTPUT 0 0 0 1 0 0 1 0 1 0 1 1 0 1 0 0 1 1 0 1 0 1 1 0 1 1 1 1 0 129

IGCSE Computer Studies Revision Guide Example 3 manufacturing process is controlled by a built in logic circuit which is made up of ND, and gates only. The process receives a STOP signal (i.e. = 1) depending on certain conditions, shown in the following table: INPUTS INRY VLUES CONDITION IN PROCESS V 1 Volume > 1000 litres 0 Volume <= 1000 litres T 1 Temperature > 750ºC 0 Temperature <= 750ºC S 1 Speed > 15 metres/second (m/s) 0 Speed <= 15 metres/ second (m/s) stop signal ( = 1) occurs when: either Volume, V > 1000 litres and Speed, S <= 15 m/s or Temperature, T <= 750ºC and Speed, S > 15 m/s Draw the logic circuit and truth table to show all the possible situations when the stop signal could be received. First of all, it is necessary to turn the problem into a series of logic statements: statement 1 can now be re-written as: V = 1 ND S = 1 since V > 1000 (binary value = 1) and S <= 15 (binary value = 0) statement 2 can now be re-written as: T = 1 ND S = 1 since T <= 750ºC (binary value = 0) and S > 15 (binary value = 1) both statements are joined together by an gate So, our logic statement becomes: = 1 if (V = 1 ND S = 1) (T = 1 ND S = 1) We can now draw the logic circuit (network) by constructing it for statement 1 and for statement 2 and joining them with an gate. In the following logic circuit note that V has been placed at the bottom of logic diagram this is done to avoid crossing over of lines which makes it look neater and less complex. It is not essential to do this and is only done for the reasons given. 130

Logic gates 9 T Statement 2 ND S Statement 1 V ND We can now construct the truth table: INPUT V INPUT T INPUT S OUTPUT 0 0 0 1 1 0 1 0 0 0 1 1 0 1 0 0 1 1 0 1 1 1 1 0 1 1 1 1 0 9.4 End of chapter questions In questions 1 to 6 produce truth tables from the given logic circuits (networks). Remember, if there are two inputs then there will be 4 possible outputs; if there are three inputs then there will be 8 possible outputs. The truth tables will look like this: Input Input Output 0 0 0 1 1 0 1 1 131

IGCSE Computer Studies Revision Guide Input Input Input C Output 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 9.4.1 ND 9.4.2 ND 132

Logic gates 9 9.4.3 N NND ND C 9.4.4 C ND ND 9.4.5 C ND 9.4.6 ND N C NND 133

IGCSE Computer Studies Revision Guide Questions 7 to 10 require both the logic circuit (network) and the truth table to be drawn. The truth table can be derived from the logic circuit (network), but can also be derived from the original problem. This could therefore be used as a cross-check that the logic circuit (network) is a correct representation of the original problem. 9.4.7 n electronic system will only operate if three switches P, S and T are correctly set. n output signal ( = 1) will occur if R and S are both in the ON position or if R is in the OFF position and S and T are both in the ON position. Design a logic circuit (network) to represent the above situation and also draw the truth table. 9.4.8 traffic light system uses logic gates as part of the control system. The system is operated when the output D has the value 1. This happens when: either or (a) signal is red (b) signal is green and signals and C are both red (E: You may assume for this problem that red = 0 and green = 1). Design a logic circuit (network) and draw the truth table for the above system. 9.4.9 chemical process gives out a warning signal (W = 1) when the process operates incorrectly. logic circuit (network) is used to monitor the process and to determine whether W = 1. Inputs inary values Description of plant status C 1 Chemical rate = 20 litres/second 0 Chemical rate < 20 litres/second T 1 Temperature = 91ºC 0 Temperature > 91ºC 1 Concentration > 5M 0 Concentration = 5M warning signal (W = 1) will be generated if: either (a) Chemical rate < 20 litres/second or or (b) Temperature > 91ºC and Concentration > 5M (c) Chemical rate = 20 litres/second and Temperature > 91C Draw a logic circuit (network) and truth table to show all the possible situations when the warning signal could be received. 134 9.4.10 nuclear power station has a safety system based on three inputs to a logic circuit (network). warning signal (S = 1) is produced when certain conditions in the nuclear power station occur based on these three inputs.

Logic gates 9 Inputs inary values Description of plant status T 1 Temperature > 115ºC 0 Temperature <= 115ºC P 1 Reactor pressure > 15 bar 0 Reactor pressure <= 15 bar W 1 Cooling water > 120 litres/hour 0 Cooling water <= 120 litres/ hour warning signal (S = 1) will be produced when any of the following occurs: either (a) Temperature > 115ºC and Cooling water <= 120 litres/ hour or (b) Temperature <= 115ºC and Reactor pressure > 15 bar or Cooling water <= 120 litres/hour Draw a logic circuit (network) and truth table to show all the possible situations when the warning signal (S) could be received. 135