www.jameco.com 1-800-831-4242



Similar documents
DS1220Y 16k Nonvolatile SRAM

DS1225Y 64k Nonvolatile SRAM

DS1220Y 16k Nonvolatile SRAM

DS1386/DS1386P RAMified Watchdog Timekeeper

DS1307ZN. 64 x 8 Serial Real-Time Clock

1-Mbit (128K x 8) Static RAM

256K (32K x 8) Static RAM

CAT28C64B F R E E. 64K-Bit CMOS PARALLEL EEPROM L E A D FEATURES DESCRIPTION BLOCK DIAGRAM

DS1232LP/LPS Low Power MicroMonitor Chip

PACKAGE OUTLINE DALLAS DS2434 DS2434 GND. PR 35 PACKAGE See Mech. Drawings Section

DS1621 Digital Thermometer and Thermostat

DALLAS DS1233 Econo Reset. BOTTOM VIEW TO-92 PACKAGE See Mech. Drawings Section on Website

256K (32K x 8) Battery-Voltage Parallel EEPROMs AT28BV256

Spread-Spectrum Crystal Multiplier DS1080L. Features

DS12885, DS12885Q, DS12885T. Real Time Clock FEATURES PIN ASSIGNMENT

DS1621 Digital Thermometer and Thermostat

A N. O N Output/Input-output connection

IDT6116SA IDT6116LA. CMOS Static RAM 16K (2K x 8-Bit)

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs

4-Mbit (256K x 16) Static RAM

INTEGRATED CIRCUITS. 74F74 Dual D-type flip-flop. Product specification Supercedes data of 1990 Oct 23 IC15 Data Handbook.

Features. Instruction. Decoder Control Logic, And Clock Generators. Address Compare amd Write Enable. Protect Register V PP.

64 x 8, Serial, I 2 C Real-Time Clock

DS Real Time Clock FEATURES PIN ASSIGNMENT PIN DESCRIPTION

DS18B20 Programmable Resolution 1-Wire Digital Thermometer

256K (32K x 8) OTP EPROM AT27C256R 256K EPROM. Features. Description. Pin Configurations

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features

Features INSTRUCTION DECODER CONTROL LOGIC AND CLOCK GENERATORS COMPARATOR AND WRITE ENABLE EEPROM ARRAY READ/WRITE AMPS 16

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

64K (8K x 8) Parallel EEPROM with Page Write and Software Data Protection AT28C64B

DS2187 Receive Line Interface

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

DS1821 Programmable Digital Thermostat and Thermometer

NM93CS06 CS46 CS56 CS Bit Serial EEPROM with Data Protect and Sequential Read

V CC TOP VIEW. f SSO = 20MHz to 134MHz (DITHERED)

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

MM74HC4538 Dual Retriggerable Monostable Multivibrator

4-Mbit (256K x 16) Static RAM

74AC191 Up/Down Counter with Preset and Ripple Clock

ICS SYSTEM PERIPHERAL CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

MM74HC14 Hex Inverting Schmitt Trigger

ICS SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

74F168*, 74F169 4-bit up/down binary synchronous counter

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES

INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook

INTEGRATED CIRCUITS DATA SHEET. SAA digit LED-driver with I 2 C-Bus interface. Product specification File under Integrated Circuits, IC01

DS1302 Trickle-Charge Timekeeping Chip

256K x 16-Bit 3.3-V Asynchronous Magnetoresistive RAM MR2A16A. Freescale Semiconductor Data Sheet. Document Number: MR2A16A Rev.

1 Mbit (128K x8) Page-Write EEPROM GLS29EE010

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

X9C102/103/104/503. Terminal Voltages ±5V, 100 Taps. Digitally-Controlled (XDCP) Potentiometer

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

Features. Modulation Frequency (khz) VDD. PLL Clock Synthesizer with Spread Spectrum Circuitry GND


INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Allows the user to protect against inadvertent write operations. Device select and address bytes are Acknowledged Data Bytes are not Acknowledged

MM74HC273 Octal D-Type Flip-Flops with Clear

Real Time Clock Module with I2C Bus

SPREAD SPECTRUM CLOCK GENERATOR. Features

DIP Top View VCC A16 A15 A12 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 I/O1 I/O2 GND A17 A14 A13 A8 A9 A11 A10 I/O7 I/O6 I/O5 I/O4 I/O3. PLCC Top View VCC A17

Semiconductor MSM82C43

MM74HC174 Hex D-Type Flip-Flops with Clear

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

Microprocessor Supervisory Circuits

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

ABRIDGED DATA SHEET EVALUATION KIT AVAILABLE

DS2401 Silicon Serial Number

ICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

DS2186. Transmit Line Interface FEATURES PIN ASSIGNMENT

MR25H10. RoHS FEATURES INTRODUCTION

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

74HC595; 74HCT General description. 2. Features and benefits. 3. Applications

TSL INTEGRATED OPTO SENSOR

How To Power A Power Supply On A Microprocessor (Mii) Or Microprocessor Power Supply (Miio) (Power Supply) (Microprocessor) (Miniio) Or Power Supply Power Control (Power) (Mio) Power Control

5800 AND BiMOS II LATCHED DRIVERS UCN5800L UCN5800A

74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

DS Wire Digital Thermometer and Thermostat

The 74LVC1G11 provides a single 3-input AND gate.

DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers

HT1632C 32 8 &24 16 LED Driver

DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 WE# RAS# A0 A1 A2 A3

DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

Data Sheet. ACPL-077L Low Power 3.3 V / 5 V High Speed CMOS Optocoupler Design for System Level Reliability. Description. Features. Functional Diagram

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

Bi-directional level shifter for I²C-bus and other systems.

MC10SX1190. Fibre Channel Coaxial Cable Driver and Loop Resiliency Circuit

74AC138 74ACT138 1-of-8 Decoder/Demultiplexer

Transcription:

Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner.

www.maxim-ic.com FEATURES 10 years minimum data retention in the absence of external power Data is automatically protected during power loss Replaces 128k x 8 volatile static RAM, EEPROM or Flash memory Unlimited write cycles Low-power CMOS Read and write access times as fast as 70 Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time Full 10% V CC operating range (DS1245Y) Optional 5% V CC operating range (DS1245AB) Optional industrial temperature range of -40 C to +85 C, designated IND JEDEC standard 32-pin DIP package PowerCap Module (PCM) package - Directly surface-mountable module - Replaceable snap-on PowerCap provides lithium backup battery - Standardized pinout for all nonvolatile SRAM products - Detachment feature on PowerCap allows easy removal using a regular screwdriver 1024k Nonvolatile SRAM PIN ASSIGNMENT NC A15 A16 NC V CC WE OE CE DQ7 DQ6 DQ5 DQ4 DQ3 DQ2 DQ1 DQ0 GND NC A16 A14 A12 A7 A6 A5 A4 A3 A2 A1 A0 DQ0 DQ1 DQ2 GND 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 V CC A15 NC WE A13 A8 A9 A11 OE A10 CE DQ7 DQ6 DQ5 DQ4 DQ3 32-PIN ENCAPSULATED PACKAGE 740 MIL EXTENDED 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 GND V BAT 34-PIN POWERCAP MODULE (PCM) (USES DS9034PC POWERCAP) 34 NC 33 NC 32 A14 31 A13 30 A12 29 A11 28 A10 27 A9 26 A8 25 A7 24 A6 23 A5 22 A4 21 A3 20 A2 19 A1 18 A0 PIN DESCRIPTION A0 - A16 DQ0 - DQ7 CE WE OE V CC GND NC - Address Inputs - Data In/Data Out - Chip Enable - Write Enable - Output Enable - Power (+5V) - Ground - No Connect 1 of 13 083106

DESCRIPTION The DS1245 1024k Nonvolatile SRAMs are1,048,576-bit, fully static, nonvolatile SRAMs organized as 131,072 words by 8 bits. Each complete NV SRAM has a self-contained lithium energy source and control circuitry which cotantly monitors V CC for an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent data corruption. DIP-package DS1245 devices can be used in place of existing 128k x 8 static RAMs directly conforming to the popular bytewide 32-pin DIP standard. DS1245 devices in the PowerCap Module package are directly surface mountable and are normally paired with a DS9034PC PowerCap to form a complete Nonvolatile SRAM module. There is no limit on the number of write cycles that can be executed and no additional support circuitry is required for microprocessor interfacing. READ MODE The DS1245 executes a read cycle whenever WE (Write Enable) is inactive (high) and CE (Chip Enable) and OE (Output Enable) are active (low). The unique address specified by the 17 address inputs (A 0 - A 16 ) defines which of the 131,072 bytes of data is to be accessed. Valid data will be available to the eight data output drivers within t ACC (Access Time) after the last address input signal is stable, providing that CE and OE (Output Enable) access times are also satisfied. If OE and CE access times are not satisfied, then data access must be measured from the later occurring signal ( CE or OE ) and the limiting parameter is either t CO for CE or t OE for OE rather than address access. WRITE MODE The DS1245 executes a write cycle whenever the WE and CE signals are active (low) after address inputs are stable. The later occurring falling edge of CE or WE will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of CE or WE. All address inputs must be kept valid throughout the write cycle. WE must return to the high state for a minimum recovery time (t WR ) before another cycle can be initiated. The OE control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output drivers are enabled ( CE and OE active) then WE will disable the outputs in t ODW from its falling edge. DATA RETENTION MODE The DS1245AB provides full functional capability for V CC greater than 4.75 volts and write protects by 4.5 volts. The DS1245Y provides full functional capability for V CC greater than 4.5 volts and writeprotects by 4.25 volts. Data is maintained in the absence of V CC without any additional support circuitry. The nonvolatile static RAMs cotantly monitor V CC. Should the supply voltage decay, the NV SRAMs automatically write-protect themselves, all inputs become don t care, and all outputs become high impedance. As V CC falls below approximately 3.0 volts, a power switching circuit connects the lithium energy source to RAM to retain data. During power-up, when V CC rises above approximately 3.0 volts, the power switching circuit connects external V CC to RAM and disconnects the lithium energy source. Normal RAM operation can resume after V CC exceeds 4.75 volts for the DS1245AB and 4.5 volts for the DS1245Y. FRESHNESS SEAL Each DS1245 device is shipped from Dallas Semiconductor with its lithium energy source disconnected, guaranteeing full energy capacity. When V CC is first applied at a level greater than 4.25 volts, the lithium energy source is enabled for battery back-up operation. 2 of 13

PACKAGES The DS1245 devices are available in two packages: 32-pin DIP and 34-pin PowerCap Module (PCM). The 32-pin DIP integrates a lithium battery, an SRAM memory and a nonvolatile control function into a single package with a JEDEC-standard 600-mil DIP pinout. The 34-pin PowerCap Module integrates SRAM memory and nonvolatile control along with contacts for connection to the lithium battery in the DS9034PC PowerCap. The PowerCap Module package design allows a DS1245 PCM device to be surface mounted without subjecting its lithium backup battery to destructive high-temperature reflow soldering. After a DS1245 PCM is reflow soldered, a DS9034PC PowerCap is snapped on top of the PCM to form a complete Nonvolatile SRAM module. The DS9034PC is keyed to prevent improper attachment. DS1245 PowerCap Modules and DS9034PC PowerCaps are ordered separately and shipped in separate containers. See the DS9034PC data sheet for further information. ABSOLUTE MAXIMUM RATINGS* Voltage on Any Pin Relative to Ground Operating Temperature Storage Temperature Soldering Temperature DIP Module Caution: Do Not Reflow PowerCap Module -0.3V to +6.0V 0 C to 70 C, -40 C to +85 C for Ind parts -40 C to +70 C, -40 C to +85 C for Ind parts +260 C for 10 seconds (Wave or Hand Solder Only) See IPC/JEDEC J-STD-020 * This is a stress rating only and functional operation of the device at these or any other conditio above those indicated in the operation sectio of this specification is not implied. Exposure to absolute maximum rating conditio for extended periods of time may affect reliability. RECOENDED DC OPERATING CONDITIONS (t A : See Note 10) PARAMETER SYMBOL MIN TYP MAX UNITS NOTES DS1245AB Power Supply Voltage V CC 4.75 5.0 5.25 V DS1245Y Power Supply Voltage V CC 4.5 5.0 5.5 V Logic 1 V IH 2.2 V CC V Logic 0 V IL 0.0 0.8 V DC ELECTRICAL CHARACTERISTICS (V CC =5V 5% for DS1245AB) (t A : See Note 10) (V CC =5V 10% for DS1245Y) PARAMETER SYMBOL MIN TYP MAX UNITS NOTES Input Leakage Current I IL -1.0 +1.0 A I/O Leakage Current CE V IH V CC I IO -1.0 +1.0 A Output Current @ 2.4V I OH -1.0 ma Output Current @ 0.4V I OL 2.0 ma Standby Current CE =2.2V I CCS1 200 600 A Standby Current CE =V CC -0.5V I CCS2 50 150 A Operating Current I CCO1 85 ma Write Protection Voltage (DS1245AB) V TP 4.50 4.62 4.75 V Write Protection Voltage (DS1245Y) V TP 4.25 4.37 4.5 V 3 of 13

CAPACITANCE (t A =25 C) PARAMETER SYMBOL MIN TYP MAX UNITS NOTES Input Capacitance C IN 5 10 pf Input/Output Capacitance C I/O 5 10 pf AC ELECTRICAL CHARACTERISTICS (V CC =5V 5% for DS1245AB) (t A : See Note 10) (V CC =5V 10% for DS1245Y) DS1245AB-70 DS1245Y-70 DS1245AB-85 DS1245Y-85 PARAMETER SYMBOL MIN MAX MIN MAX UNITS NOTES Read Cycle Time t RC 70 85 Access Time t ACC 70 85 OE to Output Valid t OE 35 45 CE to Output Valid t CO 70 85 OE or CE to Output Active t COE 5 5 5 Output High Z from Deselection t OD 25 30 5 Output Hold from Address Change t OH 5 5 Write Cycle Time t WC 70 85 Write Pulse Width t WP 55 65 3 Address Setup Time t AW 0 0 Write Recovery Time t WR1 5 t WR2 15 Output High Z from WE t ODW 25 30 5 Output Active from WE t OEW 5 5 5 Data Setup Time t DS 30 35 4 Data Hold Time t DH1 0 t DH2 10 5 15 0 10 12 13 12 13 4 of 13

AC ELECTRICAL CHARACTERISTICS (V CC =5V 5% for DS1245AB) (t A : See Note 10) (V CC =5V 10% for DS1245Y) DS1245AB-100 DS1245Y-100 DS1245AB-120 DS1245Y-120 PARAMETER SYMBOL MIN MAX MIN MAX UNITS NOTES Read Cycle Time t RC 100 120 Access Time t ACC 100 120 OE to Output Valid t OE 50 60 CE to Output Valid t CO 100 120 OE or CE to Output Active t COE 5 5 5 Output High Z from Deselection t OD 35 35 5 Output Hold from Address Change t OH 5 5 Write Cycle Time t WC 100 120 Write Pulse Width t WP 75 90 3 Address Setup Time t AW 0 0 Write Recovery Time t WR1 5 t WR2 15 Output High Z from WE t ODW 35 35 5 Output Active from WE t OEW 5 5 5 Data Setup Time t DS 40 50 4 Data Hold Time t DH1 0 t DH2 10 5 15 0 10 12 13 12 13 5 of 13

READ CYCLE SEE NOTE 1 WRITE CYCLE 1 SEE NOTES 2, 3, 4, 6, 7, 8, and 12 6 of 13

WRITE CYCLE 2 SEE NOTES 2, 3, 4, 6, 7, 8, and 13 POWER-DOWN/POWER-UP CONDITION 7 of 13

POWER-DOWN/POWER-UP TIMING (t A : See Note 10) PARAMETER SYMBOL MIN TYP MAX UNITS NOTES V CC Fail Detect to CE and WE Inactive t PD 1.5 s 11 V CC slew from V TP to 0V t F 150 s V CC slew from 0V to V TP t R 150 s V CC Valid to CE and WE Inactive t PU 2 ms V CC Valid to End of Write Protection t REC 125 ms (t A =25 C) PARAMETER SYMBOL MIN TYP MAX UNITS NOTES Expected Data Retention Time t DR 10 years 9 WARNING: Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode. NOTES: 1. WE is high for a Read Cycle. 2. OE = V IH or V IL. If OE = V IH during write cycle, the output buffers remain in a high impedance state. 3. t WP is specified as the logical AND of CE and WE. t WP is measured from the latter of CE or WE going low to the earlier of CE or WE going high. 4. t DH, t DS are measured from the earlier of CE or WE going high. 5. These parameters are sampled with a 5 pf load and are not 100% tested. 6. If the CE low traition occurs simultaneously with or latter than the WE low traition, the output buffers remain in a high impedance state during this period. 7. If the CE high traition occurs prior to or simultaneously with the WE high traition, the output buffers remain in high impedance state during this period. 8. If WE is low or the WE low traition occurs prior to or simultaneously with the CE low traition, the output buffers remain in a high impedance state during this period. 9. Each DS1245 has a built-in switch that disconnects the lithium source until the user first applies V CC. The expected t DR is defined as accumulative time in the absence of V CC starting from the time power is first applied by the user. This parameter is assured by component selection, process control, and design. It is not measured directly during production testing. 10. Each DS1245 has a built-in switch that disconnects the lithium source until V CC is first applied by the user. The expected t DR is defined as accumulative time in the absence of V CC starting from the time power is first applied by the user. 11. All AC and DC electrical characteristics are valid over the full operating temperature range. For commercial products, this range is 0 C to 70 C. For industrial products (IND), this range is -40 C to +85 C. 12. In a power-down condition the voltage on any pin may not exceed the voltage on V CC. 8 of 13

13. t WR1 and t DH1 are measured from WE going high. 14. t WR2 and t DH2 are measured from CE going high. 15. DS1245 modules are recognized by Underwriters Laboratory (U.L. ) under file E99151. DC TEST CONDITIONS AC TEST CONDITIONS Outputs Open Output Load: 100 pf + 1TTL Gate Cycle = 200 for operating current Input Pulse Levels: 0-3.0V All voltages are referenced to ground Timing Measurement Reference Levels Input: 1.5V Output: 1.5V Input pulse Rise and Fall Times: 5 ORDERING INFORMATION Part Number Temperature Range Supply Tolerance Pin/Package Speed Grade DS1245AB-70 0 C to +70 C 5V 5% 32 / 740 EMOD 70 DS1245AB-70+ 0 C to +70 C 5V 5% 32 / 740 EMOD 70 DS1245ABP-70 0 C to +70 C 5V 5% 34 / PowerCap* 70 DS1245ABP-70+ 0 C to +70 C 5V 5% 34 / PowerCap* 70 DS1245AB-70IND -40 C to +85 C 5V 5% 32 / 740 EMOD 70 DS1245AB-70IND+ -40 C to +85 C 5V 5% 32 / 740 EMOD 70 DS1245ABP-70IND -40 C to +85 C 5V 5% 34 / PowerCap* 70 DS1245ABP-70IND+ -40 C to +85 C 5V 5% 34 / PowerCap* 70 DS1245AB-85 0 C to +70 C 5V 5% 32 / 740 EMOD 85 DS1245AB-85+ 0 C to +70 C 5V 5% 32 / 740 EMOD 85 DS1245AB-100 0 C to +70 C 5V 5% 32 / 740 EMOD 100 DS1245AB-100+ 0 C to +70 C 5V 5% 32 / 740 EMOD 100 DS1245ABP-100 0 C to +70 C 5V 5% 34 / PowerCap* 100 DS1245ABP-100+ 0 C to +70 C 5V 5% 34 / PowerCap* 100 DS1245AB-120 0 C to +70 C 5V 5% 32 / 740 EMOD 120 DS1245AB-120+ 0 C to +70 C 5V 5% 32 / 740 EMOD 120 DS1245AB-120IND -40 C to +85 C 5V 5% 32 / 740 EMOD 120 DS1245AB-120IND+ -40 C to +85 C 5V 5% 32 / 740 EMOD 120 DS1245Y-70 0 C to +70 C 5V 10% 32 / 740 EMOD 70 DS1245Y-70+ 0 C to +70 C 5V 10% 32 / 740 EMOD 70 DS1245YP-70 0 C to +70 C 5V 10% 34 / PowerCap* 70 DS1245YP-70+ 0 C to +70 C 5V 10% 34 / PowerCap* 70 DS1245Y-70IND -40 C to +85 C 5V 10% 32 / 740 EMOD 70 DS1245Y-70IND+ -40 C to +85 C 5V 10% 32 / 740 EMOD 70 DS1245YP-70IND -40 C to +85 C 5V 10% 34 / PowerCap* 70 DS1245YP-70IND+ -40 C to +85 C 5V 10% 34 / PowerCap* 70 DS1245Y-85 0 C to +70 C 5V 10% 32 / 740 EMOD 85 DS1245Y-85+ 0 C to +70 C 5V 10% 32 / 740 EMOD 85 DS1245Y-100 0 C to +70 C 5V 10% 32 / 740 EMOD 100 DS1245Y-100+ 0 C to +70 C 5V 10% 32 / 740 EMOD 100 DS1245YP-100 0 C to +70 C 5V 10% 34 / PowerCap* 100 DS1245YP-100+ 0 C to +70 C 5V 10% 34 / PowerCap* 100 DS1245Y-120 0 C to +70 C 5V 10% 32 / 740 EMOD 120 DS1245Y-120+ 0 C to +70 C 5V 10% 32 / 740 EMOD 120 DS1245Y-120IND -40 C to +85 C 5V 10% 32 / 740 EMOD 120 DS1245Y-120IND+ -40 C to +85 C 5V 10% 32 / 740 EMOD 120 + Denotes lead-free/rohs-compliant product. * DS9034PC or DS9034PCI (PowerCap) required. Must be ordered separately. 9 of 13

NONVOLATILE SRAM, 32-PIN, 740-MIL EXTENDED DIP MODULE PKG 32-PIN DIM MIN MAX A IN. B IN. C IN. D IN. E IN. F IN. G IN. H IN. J IN. K IN. 1.680 42.67 0.720 18.29 0.355 9.02 0.080 2.03 0.015 0.38 0.120 3.05 0.090 2.29 0.590 14.99 0.008 0.20 0.015 0.38 1.700 43.18 0.740 18.80 0.375 9.52 0.110 2.79 0.025 0.63 0.160 4.06 0.110 2.79 0.630 16.00 0.012 0.30 0.021 0.53 10 of 13

NONVOLATILE SRAM, 34-PIN POWERCAP MODULE PKG INCHES DIM MIN NOM MAX A 0.920 0.925 0.930 B 0.980 0.985 0.990 C - - 0.080 D 0.052 0.055 0.058 E 0.048 0.050 0.052 F 0.015 0.020 0.025 G 0.020 0.025 0.030 11 of 13

NONVOLATILE SRAM, 34-PIN POWERCAP MODULE WITH POWERCAP PKG INCHES DIM MIN NOM MAX A 0.920 0.925 0.930 B 0.955 0.960 0.965 C 0.240 0.245 0.250 D 0.052 0.055 0.058 E 0.048 0.050 0.052 F 0.015 0.020 0.025 G 0.020 0.025 0.030 ASSEMBLY AND USE Reflow soldering Dallas Semiconductor recommends that PowerCap Module bases experience one pass through solder reflow oriented label-side up (live-bug). Hand soldering and touch-up Do not touch soldering iron to leads for more than 3 seconds. To solder, apply flux to the pad, heat the lead frame pad and apply solder. To remove part, apply flux, heat pad until solder reflows, and use a solder wick. LPM replacement in a socket To replace a Low Profile Module in a 68-pin PLCC socket, attach a DS9034PC PowerCap to a module base then iert the complete module into the socket one row of leads at a time, pushing only on the corners of the cap. Never apply force to the center of the device. To remove from a socket, use a PLCC extraction tool and eure that it does not hit or damage any of the module IC components. Do not use any other tool for extraction. 12 of 13

RECOENDED POWERCAP MODULE LAND PATTERN PKG INCHES DIM MIN NOM MAX A - 1.050 - B - 0.826 - C - 0.050 - D - 0.030 - E - 0.112 - RECOENDED POWERCAP MODULE SOLDER STENCIL PKG INCHES DIM MIN NOM MAX A - 1.050 - B - 0.890 - C - 0.050 - D - 0.030 - E - 0.080-13 of 13