DS2401 Silicon Serial Number
|
|
- Shanna Rich
- 4 years ago
- Views:
Transcription
1 ; Rev 3/15 Silicon Serial Number BENEFITS AND FEATURES Guaranteed Unique 64-Bit ROM ID Chip for Absolute Traceability o Unique, Factory-Lasered and Tested 64-Bit Registration Number (8-Bit Family Code +48-Bit Serial Number + 8-Bit CRC Tester) o 8-Bit Family Code Specifies Communications Requirements to Reader Minimalist 1-Wire Interface Lowers Cost and Interface Complexity o Multiple Devices Can Reside on a Common 1-Wire Net o Built-In Multidrop Controller Ensures Compatibility with Other 1-Wire Net Products o Reduces Control, Address, Data, and Power to a Single Pin and Communicates at Up to 16.3kbps o Presence Pulse Acknowledges When the Reader First Applies Voltage o Low-Cost TO-92, SOT-223, and TSOC Surface-Mount Packages o TO-92 Tape-and-Reel Version with Leads Bent to 100-mil Spacing (Default) or with Straight Leads (-SL) Wide Voltage and Temperature Operating Ranges Enables Robust System Performance o Extended 2.8V to 6.0V Range o Zero Standby Power Required o -40 C to +85 C Industrial Temperature Range APPLICATIONS PCB Identification Network Node ID Equipment Registration PIN CONFIGURATIONS TO BOTTOM VIEW 01rrd 1 2 PIN DESCRIPTIONS TSOC TOP VIEW TOP VIEW Flip Chip, Top View with Laser Mark, Contacts Not Visible. rrd = Revision/Date PIN TO-92, FLIP TSOC SOT-223 CHIP 1 Ground Ground Data (DQ) 2 Data (DQ) Data (DQ) Ground 3 No Connect No Connect 4 Ground* No Connect 5, 6 No Connect *SOT-223 only. 1-Wire is a registered trademark of Maxim Integrated Products, Inc. 1 of 11
2 ORDERING INFORMATION PART TEMP RANGE PIN-PACKAGE C to +85 C 3 TO-92 +T&R -40 C to +85 C 3 TO-92 (formed leads) -SL+T&R -40 C to +85 C 3 TO-92 (straight leads) P+ -40 C to +85 C 6 TSOC P+T&R -40 C to +85 C 6 TSOC Z+ -40 C to +85 C 4 SOT-223 Z+T&R -40 C to +85 C 4 SOT-223 X1-S#T -40 C to +85 C 2 Flip Chip (2.5k pieces) +Denotes a lead(pb)-free/rohs-compliant package. T&R/T = Tape and reel. SL = Straight leads. #Denotes a RoHS-compliant device that may include lead that is exempt under the RoHS requirements. DESCRIPTION The enhanced silicon serial number is a low-cost, electronic registration number that provides an absolutely unique identity which can be determined with a minimal electronic interface (typically, a single port pin of a microcontroller). The consists of a factory-lasered, 64-bit ROM that includes a unique 48-bit serial number, an 8-bit CRC, and an 8-bit Family Code (01h). Data is transferred serially via the 1-Wire protocol that requires only a single data lead and a ground return. Power for reading and writing the device is derived from the data line itself with no need for an external power source. The is an upgrade to the DS2400. The is fully reverse-compatible with the DS2400 but provides the additional multi-drop capability that enables many devices to reside on a single data line. The familiar TO-92, SOT-223 or TSOC package provides a compact enclosure that allows standard assembly equipment to handle the device easily. OPERATION The s internal ROM is accessed via a single data line. The 48-bit serial number, 8-bit family code and 8-bit CRC are retrieved using the Maxim 1-Wire protocol. This protocol defines bus transactions in terms of the bus state during specified time slots that are initiated on the falling edge of sync pulses from the bus master. All data is read and written least significant bit first. 1-Wire BUS SYSTEM The 1-Wire bus is a system which has a single bus master system and one or more slaves. In all instances, the is a slave device. The bus master is typically a microcontroller. The discussion of this bus system is broken down into three topics: hardware configuration, transaction sequence, and 1-Wire signaling (signal type and timing). Hardware Configuration The 1-Wire bus has only a single line by definition; it is important that each device on the bus be able to drive it at the appropriate time. To facilitate this, each device attached to the 1-Wire bus must have an open-drain connection or 3-state outputs. The is an open-drain part with an internal circuit equivalent to that shown in Figure 2. The bus master can be the same equivalent circuit. If a bidirectional pin is not available, separate output and input pins can be tied together. The bus master requires a pullup resistor at the master end of the bus, with the bus master circuit equivalent to the one shown in Figure 3. The value of the pullup resistor should be approximately 5kΩ for short line lengths. A multidrop bus consists of a 1-Wire bus with multiple slaves attached. The 1-Wire bus has a maximum data rate of 16.3kbits per second. 2 of 11
3 The idle state for the 1-Wire bus is high. If, for any reason, a transaction needs to be suspended, the bus MUST be left in the idle state if the transaction is to resume. If this does not occur and the bus is left low for more than 120µs, one or more of the devices on the bus may be reset. MEMORY MAP Figure 1 8-Bit CRC Code 48-Bit Serial Number 8-Bit Family Code (01h) MSB LSB MSB LSB MSB LSB EQUIVALENT CIRCUIT Figure 2 BUS MASTER CIRCUIT Figure 3 A) Open Drain V PUP See note To data connection of B) Standard TTL V PUP See note To data connection of Note: Depending on the 1-Wire communication speed and the bus load characteristics, the optimal pullup resistor (R PU ) value will be in the 1.5kΩ to 5kΩ range. 3 of 11
4 TRANSACTION SEQUENCE The sequence for accessing the via the 1-Wire port is as follows: Initialization ROM Function Command Read Data INITIALIZATION All transactions on the 1-Wire bus begin with an initialization sequence. The initialization sequence consists of a reset pulse transmitted by the bus master followed by a Presence Pulse(s) transmitted by the slave(s). The Presence Pulse lets the bus master know that the is on the bus and is ready to operate. For more details, see the 1-Wire Signaling section. ROM FUNCTION COMMANDS Once the bus master has detected a presence, it can issue one of the four ROM function commands. All ROM function commands are 8 bits long. A list of these commands follows (refer to flowchart in Figure 4). Read ROM [33h] or [0Fh] This command allows the bus master to read the s 8-bit family code, unique 48-bit serial number, and 8-bit CRC. This command can only be used if there is a single on the bus. If more than one slave is present on the bus, a data collision will occur when all slaves try to transmit at the same time (open drain will produce a wired-and result). The Read ROM function will occur with a command byte of either 33h or 0Fh in order to ensure compatibility with the DS2400, which will only respond to a 0Fh command word with its 64-bit ROM data. Match ROM [55h] / Skip ROM [CCh] The complete 1-Wire protocol for all Maxim ibuttons contains a Match ROM and a Skip ROM command. Since the contains only the 64-bit ROM with no additional data fields, the Match ROM and Skip ROM are not applicable and will cause no further activity on the 1-Wire bus if executed. The does not interfere with other 1-Wire parts on a multidrop bus that do respond to a Match ROM or Skip ROM (for example, a and DS1994 on the same bus). Search ROM [F0h] When a system is initially brought up, the bus master might not know the number of devices on the 1-Wire bus or their 64-bit ROM codes. The search ROM command allows the bus master to use a process of elimination to identify the 64-bit ROM codes of all slave devices on the bus. The ROM search process is the repetition of a simple 3-step routine: read a bit, read the complement of the bit, then write the desired value of that bit. The bus master performs this simple 3-step routine on each bit of the ROM. After one complete pass, the bus master knows the contents of the ROM in one device. The remaining number of devices and their ROM codes may be identified by additional passes. Refer to Application Note 187: 1-Wire Search Algorithm for a comprehensive discussion of a ROM search, including an actual example. ibutton is a registered trademark of Maxim Integrated Products, Inc. 4 of 11
5 1-Wire SIGNALING The requires a strict protocol to ensure data integrity. The protocol consists of four types of signaling on one line: reset sequence with Reset Pulse and Presence Pulse, write 0, write 1, and read data. All these signals except Presence Pulse are initiated by the bus master. The initialization sequence required to begin any communication with the is shown in Figure 5. A reset pulse followed by a Presence Pulse indicates the is ready to send or receive data given the correct ROM command. The bus master transmits (T X ) a reset pulse (t RSTL, minimum 480µs). The bus master then releases the line and goes into receive mode (R X ). The 1-Wire bus is pulled to a high state via the 5kΩ pullup resistor. After detecting the rising edge on the data pin, the waits (t PDH, 15-60µs) and then transmits the Presence Pulse (t PDL, µs). The 1-Wire bus requires a pullup resistor range of 1.5kΩ to 5kΩ, depending on bus load characteristics. READ/WRITE TIME SLOTS The definitions of write and read time slots are illustrated in Figure 6. All time slots are initiated by the master driving the data line low. The falling edge of the data line synchronizes the to the master by triggering a delay circuit in the. During write time slots, the delay circuit determines when the will sample the data line. For a read data time slot, if a 0 is to be transmitted, the delay circuit determines how long the will hold the data line low overriding the 1 generated by the master. If the data bit is a 1, the will leave the read data time slot unchanged. 5 of 11
6 ROM FUNCTIONS FLOW CHART Figure 4 6 of 11
7 INITIALIZATION PROCEDURE RESET AND PRESENCE PULSES Figure 5 RESISTOR MASTER 480µs t RSTL < * 480µs t RSTH < (includes recovery time) 15µs t PDH < 60µs 60µs t PDL < 240µs In order not to mask interrupt signaling by other devices on the 1-Wire bus, t RSTL + t R should always be less than 960µs. READ/WRITE TIMING DIAGRAM Figure 6 Write-One Time Slot RESISTOR MASTER 60µs t SLOT < 120µs 1µs t LOW1 < 15µs 1µs t REC < 7 of 11
8 READ/WRITE TIMING DIAGRAM (cont d) Figure 6 Write-zero Time Slot Read-data Time Slot 60µs t LOW0 < t SLOT < 120µs 1µs t REC < RESISTOR MASTER 60µs t SLOT < 120µs 1µs t LOWR < 15µs 0 t RELEASE < 45µs 1µs t REC < t RDV = 15µs t SU < 1µs CRC GENERATION To validate the data transmitted from the, the bus master may generate a CRC value from the data as it is received. This generated value is compared to the value stored in the last 8 bits of the. If the two CRC values match, the transmission is error-free. The equivalent polynomial function of this CRC is: CRC = x 8 + x 5 + x Additional information about the Maxim 1-Wire CRC is available in Application Note 27. CUSTOM Customization of a portion of the unique 48-bit serial number by the customer is available. Maxim will register and assign a specific customer ID in the 12 most significant bits of the 48-bit field. The next most significant bits are selectable by the customer as a starting value, and the least significant bits are nonselectable and will be automatically incremented by one. Certain quantities and conditions apply for these custom parts. Contact your Maxim sales representative for more information. 8 of 11
9 ABSOLUTE MAXIMUM RATINGS Voltage Range on Any Pin Relative to Ground Operating Temperature Range Storage Temperature Range Lead Temperature (TO-92, TSOC, SOT-223 only; soldering, 10s) Soldering Temperature (reflow) TO-92 TSOC, SOT-223 Flip Chip -0.5V to +7.0V -40 C to +85 C -55 C to +125 C +300 C +250 C +260 C +240 C This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability. DC ELECTRICAL CHARACTERISTICS (T A = -40 C to +85 C, unless otherwise noted.) PARAMETER SYMBOL MIN TYP MAX UNITS NOTES Pullup Voltage V PUP V 2 Logic 1 V IH 2.2 V 1, 6 Logic 0 V IL V 1 Output Logic-Low at 4mA V OL 0.4 V 1 Input Load Current I L 5 µa 3 Operating Charge Q OP 30 nc 7, 8 CAPACITANCE (T A = +25 C, unless otherwise noted.) PARAMETER SYMBOL MIN TYP MAX UNITS NOTES I/O (1-Wire) C IN/OUT 800 pf 9 AC ELECTRICAL CHARACTERISTICS (T A = -40 C to +85 C, unless otherwise noted.) PARAMETER SYMBOL MIN TYP MAX UNITS NOTES Time Slot t SLOT µs Write 1 Low Time t LOW µs 12 Write 0 Low Time t LOW µs Read Data Valid t RDV 15 µs 11 Release Time t RELEASE µs Read Data Setup t SU 1 µs 5 Recovery Time t REC 1 µs Reset Time High t RSTH 480 µs 4 Reset Time Low t RSTL µs 10 Presence Detect High t PDH µs Presence Detect Low t PDL µs 9 of 11
10 NOTES: 1) All voltages are referenced to ground. 2) V PUP = external pullup voltage. 3) Input load is to ground. 4) An additional reset or communication sequence cannot begin until the reset high time has expired. 5) Read data setup time refers to the time the host must pull the 1-Wire bus low to read a bit. Data is guaranteed to be valid within 1µs of this falling edge and will remain valid for 14µs minimum (15µs total from falling edge on 1-Wire bus). 6) V IH is a function of the external pullup resistor and V PUP. 7) 30 nanocoulombs per 72 time slots at 5.0V. 8) At V PUP = 5.0V with a 5kΩ pullup to V PUP and a maximum time slot of 120µs. 9) Capacitance on the I/O pin could be 800pF when power is first applied. If a 5kΩ resistor is used to pullup the I/O line to V PUP, 5µs after power has been applied the parasite capacitance will not affect normal communications. 10) The reset low time (t RSTL ) should be restricted to a maximum of 960µs, to allow interrupt signaling, otherwise it could mask or conceal interrupt pulses if this device is used in parallel with a DS2404 or DS ) The optimal sampling point for the master is as close as possible to the end time of the t RDV period without exceeding t RDV. For the case of a Read-One Time slot, this maximizes the amount of time for the pullup resistor to recover to a high level. For a Read-Zero Time slot, it ensures that a read will occur before the fastest 1-Wire device(s) releases the line. 12) The duration of the low pulse sent by the master should be a minimum of 1μs with a maximum value as short as possible to allow time for the pullup resistor to recover the line to a high level before the 1-Wire device samples in the case of a Write-One Time or before the master samples in the case of a Read-One Time. PACKAGE INFORMATION For the latest package outline information and land patterns (footprints), go to Note that a +, #, or - in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status. PACKAGE TYPE PACKAGE CODE OUTLINE NO. LAND PATTERN NO. 3 TO-92 (straight leads) Q TO-92 (formed leads) Q TSOC D SOT-223 K Flip Chip BF211# Refer to of 11
11 REVISION HISTORY REVISION DATE /11 DESCRIPTION PAGES CHANGED Changed MicroLAN to 1-Wire Net; updated ordering information for tape and reel 1 Changed soldering temperature from 260 C for 10 seconds to See J-STD- 020A Specification 9 Below Figure 3, added a note on the optimal R PUP range; added a similar note before the Read/Write Time Slots section 3, 6 Added notes 11 to 13 to the EC table 9, 10 Added flip chip package; added lead-free ordering information 1, 2 References to the Book of ibutton Standards replaced with references to corresponding application notes Various V ILMAX changed from 0.8V to 0.3V, EC table note 11 deleted 9, 10 Deleted standard (Pb) parts from ordering information; changed flip chip part number from X1 to X1-S#T 2 Deleted V OH from the EC table; moved V PUP from the EC table header into the EC table; changed soldering temperature from J-STD-020A 9 reference to explicit package specific numbers Added Package Information and Revision History sections 10, 11 3/15 Revised Benefits and Features section 1 11 of 11 Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 160 Rio Robles, San Jose, CA Maxim Integrated Products Maxim is a registered trademark of Maxim Integrated Products, Inc.
DS1990A-F5. Serial Number ibutton TM
www.dalsemi.com SPECIAL FEATURES Upgrade of DS1990 allows multiple Serial Number ibuttons to reside on a common bus Unique 48 bit serial number Low-cost electronic key for access control 8-bit CRC for
PACKAGE OUTLINE DALLAS DS2434 DS2434 GND. PR 35 PACKAGE See Mech. Drawings Section
PRELIMINARY DS2434 Battery Identification Chip FEATURES Provides unique ID number to battery packs PACKAGE OUTLINE Eliminates thermistors by sensing battery temperature on chip DALLAS DS2434 1 2 3 256
DS18B20 Programmable Resolution 1-Wire Digital Thermometer
www.dalsemi.com FEATURES Unique 1-Wire interface requires only one port pin for communication Multidrop capability simplifies distributed temperature sensing applications Requires no external components
ABRIDGED DATA SHEET EVALUATION KIT AVAILABLE
EVALUATION KIT AVAILABLE General Description DeepCoverM embedded security solutions cloak sensitive data under multiple layers of advanced physical security to provide the most secure key storage possible.
DS1990A Serial Number ibutton
Serial umber ibutton www.maxim-ic.com GEERAL DESCRIPTIO The DS1990A Serial umber ibutton is a rugged data carrier that serves as an electronic registration number for automatic identification. Data is
DS1821 Programmable Digital Thermostat and Thermometer
ma www.maxim-ic.com FEATURES Requires no external components Unique 1-Wire interface requires only one port pin for communication Operates over a -55 C to +125 C (67 F to +257 F) temperature range Functions
DS1621 Digital Thermometer and Thermostat
www.maxim-ic.com FEATURES Temperature measurements require no external components Measures temperatures from -55 C to +125 C in 0.5 C increments. Fahrenheit equivalent is -67 F to 257 F in 0.9 F increments
DS1220Y 16k Nonvolatile SRAM
19-5579; Rev 10/10 NOT RECOENDED FOR NEW DESIGNS 16k Nonvolatile SRAM www.maxim-ic.com FEATURES 10 years minimum data retention in the absence of external power Data is automatically protected during power
DS1621 Digital Thermometer and Thermostat
Digital Thermometer and Thermostat www.dalsemi.com FEATURES Temperature measurements require no external components Measures temperatures from 55 C to +125 C in 0.5 C increments. Fahrenheit equivalent
DS1721 2-Wire Digital Thermometer and Thermostat
www.dalsemi.com FEATURES Temperature measurements require no external components with ±1 C accuracy Measures temperatures from -55 C to +125 C; Fahrenheit equivalent is -67 F to +257 F Temperature resolution
V CC TOP VIEW. f SSO = 20MHz to 134MHz (DITHERED)
19-013; Rev 1; 10/11 0MHz to 13MHz Spread-Spectrum General Description The is a spread-spectrum clock modulator IC that reduces EMI in high clock-frequency-based, digital electronic equipment. Using an
DS1307ZN. 64 x 8 Serial Real-Time Clock
DS137 64 x 8 Serial Real-Time Clock www.maxim-ic.com FEATURES Real-time clock (RTC) counts seconds, minutes, hours, date of the month, month, day of the week, and year with leap-year compensation valid
1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET
DATASHEET 1 TO 4 CLOCK BUFFER ICS551 Description The ICS551 is a low cost, high-speed single input to four output clock buffer. Part of IDT s ClockBlocks TM family, this is our lowest cost, small clock
DALLAS DS1233 Econo Reset. BOTTOM VIEW TO-92 PACKAGE See Mech. Drawings Section on Website
5V EconoReset www.maxim-ic.com FEATURES Automatically restarts microprocessor after power failure Monitors pushbutton for external override Internal circuitry debounces pushbutton switch Maintains reset
Develop a Dallas 1-Wire Master Using the Z8F1680 Series of MCUs
Develop a Dallas 1-Wire Master Using the Z8F1680 Series of MCUs AN033101-0412 Abstract This describes how to interface the Dallas 1-Wire bus with Zilog s Z8F1680 Series of MCUs as master devices. The Z8F0880,
DS9490R/DS9490B USB to 1-Wire/iButton Adapters
9-488; Rev 6/ FEATURES High-Speed Mbps Universal Serial Bus (USB) Interface Supports Standard and Overdrive -Wire Communication Slew-Rate-Controlled -Wire Timing and Active Pullup for Improved -Wire Network
DS18B20-PAR 1-Wire Parasite-Power Digital Thermometer
www.maxim-ic.com FEATURES Unique 1-Wire interface requires only one port pin for communication Derives power from data line ( parasite power ) does not need a local power supply Multi-drop capability simplifies
1 Wire TM Digital Thermometer
DS1820 1 Wire TM Digital Thermometer FEATURES Unique 1 Wire TM interface requires only one port pin for communication Multidrop capability simplifies distributed temperature sensing applications Requires
Cold-Junction-Compensated K-Thermocoupleto-Digital Converter (0 C to +1024 C)
19-2235; Rev 1; 3/02 Cold-Junction-Compensated K-Thermocoupleto-Digital General Description The performs cold-junction compensation and digitizes the signal from a type-k thermocouple. The data is output
DS1386/DS1386P RAMified Watchdog Timekeeper
DS1386/DS1386P RAMified Watchdog Timekeeper www.maxim-ic.com GENERAL DESCRIPTION The DS1386 is a nonvolatile static RAM with a full-function real-time clock (RTC), alarm, watchdog timer, and interval timer
DS1220Y 16k Nonvolatile SRAM
Not Recommended for New Design DS122Y 16k Nonvolatile SRAM www.maxim-ic.com FEATURES years minimum data retention in the absence of external power Data is automatically protected during power loss Directly
Features. Instruction. Decoder Control Logic, And Clock Generators. Address Compare amd Write Enable. Protect Register V PP.
February 1999 NM9366 (MICROWIRE Bus Interface) 4096-Bit Serial EEPROM General Description The NM9366 devices are 4096 bits of CMOS non-volatile electrically erasable memory divided into 256 16-bit registers.
64 x 8, Serial, I 2 C Real-Time Clock
DS1307 64 x 8, Serial, I 2 C Real-Time Clock GENERAL DESCRIPTION The DS1307 serial real-time clock (RTC) is a lowpower, full binary-coded decimal (BCD) clock/calendar plus 56 bytes of NV SRAM. Address
CAT28C64B F R E E. 64K-Bit CMOS PARALLEL EEPROM L E A D FEATURES DESCRIPTION BLOCK DIAGRAM
64K-Bit CMOS PARALLEL EEPROM FEATURES Fast read access times: 90/120/150ns Low power CMOS dissipation: Active: 25 ma max. Standby: 100 µa max. Simple write operation: On-chip address and data latches Self-timed
www.jameco.com 1-800-831-4242
Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. www.maxim-ic.com FEATURES 10 years minimum data retention in the absence
MMC314xMR. Ultra Small 3-axis Magnetic Sensor, With I 2 C Interface. Signal Path X. Signal Path Y. Signal Path Z FEATURES
Ultra Small 3-axis Magnetic Sensor, With I 2 C Interface MMC314xMR FEATURES Full integration of 3-axis magnetic sensors and electronics circuits resulting in less external components needed Small Low profile
MAX14760/MAX14762/MAX14764 Above- and Below-the-Rails Low-Leakage Analog Switches
19-652; Rev 1; 8/12 EVALUATION KIT AVAILABLE MAX1476// General Description The MAX1476// analog switches are capable of passing bipolar signals that are beyond their supply rails. These devices operate
DS1225Y 64k Nonvolatile SRAM
DS1225Y 64k Nonvolatile SRAM www.maxim-ic.com FEATURES years minimum data retention in the absence of external power Data is automatically protected during power loss Directly replaces 2k x 8 volatile
High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)
High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch) DG2301 ishay Siliconix DESCRIPTION The DG2301 is a high-speed, 1-bit, low power, TTLcompatible bus switch. Using sub-micron CMOS technology,
DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES
High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch with Level-Shifter) DG2302 DESCRIPTION The DG2302 is a high-speed, 1-bit, low power, TTLcompatible bus switch. Using sub-micron CMOS technology,
Spread-Spectrum Crystal Multiplier DS1080L. Features
Rev 1; 3/0 Spread-Spectrum Crystal Multiplier General Description The is a low-jitter, crystal-based clock generator with an integrated phase-locked loop (PLL) to generate spread-spectrum clock outputs
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential
M25P40 3V 4Mb Serial Flash Embedded Memory
Features M25P40 3V 4Mb Serial Flash Embedded Memory Features SPI bus-compatible serial interface 4Mb Flash memory 75 MHz clock frequency (maximum) 2.3V to 3.6V single supply voltage Page program (up to
7 OUT1 8 OUT2 9 OUT3 10 OUT4 11 OUT5 12 OUT6 13 OUT7 14 OUT8 15 OUT9 16 OUT10 17 OUT11 18 OUT12 19 OUT13 20 OUT14 21 OUT15 22 OUT16 OUT17 23 OUT18
18 CHANNELS LED DRIVER GENERAL DESCRIPTION IS31FL3218 is comprised of 18 constant current channels each with independent PWM control, designed for driving LEDs. The output current of each channel can be
8-Bit Flash Microcontroller for Smart Cards. AT89SCXXXXA Summary. Features. Description. Complete datasheet available under NDA
Features Compatible with MCS-51 products On-chip Flash Program Memory Endurance: 1,000 Write/Erase Cycles On-chip EEPROM Data Memory Endurance: 100,000 Write/Erase Cycles 512 x 8-bit RAM ISO 7816 I/O Port
TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features
DATASHEET ICS280 Description The ICS280 field programmable spread spectrum clock synthesizer generates up to four high-quality, high-frequency clock outputs including multiple reference clocks from a low-frequency
Features INSTRUCTION DECODER CONTROL LOGIC AND CLOCK GENERATORS COMPARATOR AND WRITE ENABLE EEPROM ARRAY READ/WRITE AMPS 16
July 2000 FM9346 (MICROWIRE Bus Interface) 1024- Serial EEPROM General Description FM9346 is a 1024-bit CMOS non-volatile EEPROM organized as 64 x 16-bit array. This device features MICROWIRE interface
ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS514 Description The ICS514 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output from a 14.31818 MHz crystal or clock input. The name LOCO stands for
CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches
CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches General Description The CD4043BC are quad cross-couple 3-STATE CMOS NOR latches, and the CD4044BC are quad cross-couple 3- STATE
ICS650-44 SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS650-44 Description The ICS650-44 is a spread spectrum clock synthesizer intended for video projector and digital TV applications. It generates three copies of an EMI optimized 50 MHz clock
Allows the user to protect against inadvertent write operations. Device select and address bytes are Acknowledged Data Bytes are not Acknowledged
Write Protect CAT24WCxxx I 2 C Serial EEPROMs. Allows the user to protect against inadvertent write operations. WP = V CC : Write Protected Device select and address bytes are Acknowledged Data Bytes are
Features. Modulation Frequency (khz) VDD. PLL Clock Synthesizer with Spread Spectrum Circuitry GND
DATASHEET IDT5P50901/2/3/4 Description The IDT5P50901/2/3/4 is a family of 1.8V low power, spread spectrum clock generators capable of reducing EMI radiation from an input clock. Spread spectrum technique
Low-Jitter I 2 C/SPI Programmable Dual CMOS Oscillator
eet General Description The DSC2111 and series of programmable, highperformance dual CMOS oscillators utilizes a proven silicon MEMS technology to provide excellent jitter and stability while incorporating
DS2187 Receive Line Interface
Receive Line Interface www.dalsemi.com FEATURES Line interface for T1 (1.544 MHz) and CEPT (2.048 MHz) primary rate networks Extracts clock and data from twisted pair or coax Meets requirements of PUB
udrive-usd-g1 Embedded DOS micro-drive Module Data Sheet
4D SYSTEMS udrie-usd-g1 Embedded DOS micro-drive Module Document Date: 2nd April 2009 Document Revision: 2.0 Page 1 of 9 udrie-usd-g1 Embedded DOS micro-drive 4D SYSTEMS Description Features The is an
74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register
74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register General Description The 74F675A contai a 16-bit serial in/serial out shift register and a 16-bit parallel out storage register. Separate serial
DS1232LP/LPS Low Power MicroMonitor Chip
DSLP/LPS Low Power MicroMonitor Chip www.dalsemi.com FEATURES Super-low power version of DS 50 µa quiescent current Halts and restarts an out-of-control microprocessor Automatically restarts microprocessor
DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs
August 1986 Revised March 2000 DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary General Description This device contains two independent negative-edge-triggered
FM75 Low-Voltage Two-Wire Digital Temperature Sensor with Thermal Alarm
Low-Voltage Two-Wire Digital Temperature Sensor with Thermal Alarm Features User Configurable to 9, 10, 11 or 12-bit Resolution Precision Calibrated to ±1 C, 0 C to 100 C Typical Temperature Range: -40
On/Off Controller with Debounce and
19-4128; Rev ; 5/8 On/Off Controller with Debounce and General Description The is a pushbutton on/off controller with a single switch debouncer and built-in latch. It accepts a noisy input from a mechanical
High-speed switching diodes. Type number Package Configuration Package NXP JEITA JEDEC
Rev. 8 18 November 2010 Product data sheet 1. Product profile 1.1 General description, encapsulated in small Surface-Mounted Device (SMD) plastic packages. Table 1. Product overview Type number Package
MR25H10. RoHS FEATURES INTRODUCTION
FEATURES No write delays Unlimited write endurance Data retention greater than 20 years Automatic data protection on power loss Block write protection Fast, simple SPI interface with up to 40 MHz clock
10-Bit Digital Temperature Sensor (AD7416) and Four/Single-Channel ADC (AD7417/AD7418) AD7416/AD7417/AD7418
a FEATURES 10-Bit ADC with 15 s and 30 s Conversion Times Single and Four Single-Ended Analog Input Channels On-Chip Temperature Sensor: 55 C to +125 C On-Chip Track/Hold Over-Temperature Indicator Automatic
GTS-4E Hardware User Manual. Version: V1.1.0 Date: 2013-12-04
GTS-4E Hardware User Manual Version: V1.1.0 Date: 2013-12-04 Confidential Material This document contains information highly confidential to Fibocom Wireless Inc. (Fibocom). Fibocom offers this information
1-Mbit (128K x 8) Static RAM
1-Mbit (128K x 8) Static RAM Features Pin- and function-compatible with CY7C109B/CY7C1009B High speed t AA = 10 ns Low active power I CC = 80 ma @ 10 ns Low CMOS standby power I SB2 = 3 ma 2.0V Data Retention
LIN (Local Interconnect Network):
LIN (Local Interconnect Network): History: LIN (Local Interconnect Network) was developed as cost-effective alternate to CAN protocol. In 1998 a group of companies including Volvo, Motorola, Audi, BMW,
DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs
DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits
Part Number Description Packages available
Features 3 digital I/O Serial Data output Connects directly to RF Modules Easy Enc / Dec Pairing Function Minimal External Components Required Performs all encoding/decoding of data for Reliable Operation.
DS18B20 Programmable Resolution 1-Wire Digital Thermometer
www.maxim-ic.com FEATURES Unique 1-Wire interface requires only one port pin for communication Each device has a unique 64-bit serial code stored in an onboard ROM Multidrop capability simplifies distributed
AAT3520/2/4 MicroPower Microprocessor Reset Circuit
General Description Features PowerManager The AAT3520 series of PowerManager products is part of AnalogicTech's Total Power Management IC (TPMIC ) product family. These microprocessor reset circuits are
Application Note 120 Communicating Through the 1-Wire Master
www.dalsemi.com Application Note 120 Communicating Through the 1-Wire Master INTRODUCTION The DS1WM 1-Wire Master was created to facilitate host CPU communication with devices over a 1-Wire bus without
RETRIEVING DATA FROM THE DDC112
RETRIEVING DATA FROM THE by Jim Todsen This application bulletin explains how to retrieve data from the. It elaborates on the discussion given in the data sheet and provides additional information to allow
AND8336. Design Examples of On Board Dual Supply Voltage Logic Translators. Prepared by: Jim Lepkowski ON Semiconductor. http://onsemi.
Design Examples of On Board Dual Supply Voltage Logic Translators Prepared by: Jim Lepkowski ON Semiconductor Introduction Logic translators can be used to connect ICs together that are located on the
ICS650-01 SYSTEM PERIPHERAL CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET ICS650-01 Description The ICS650-01 is a low-cost, low-jitter, high-performance clock synthesizer for system peripheral applications. Using analog/digital Phase-Locked Loop (PLL) techniques,
8741A UNIVERSAL PERIPHERAL INTERFACE 8-BIT MICROCOMPUTER
UNIVERSAL PERIPHERAL INTERFACE 8-BIT MICROCOMPUTER 8-Bit CPU plus ROM RAM I O Timer and Clock in a Single Package One 8-Bit Status and Two Data Registers for Asynchronous Slave-to- Master Interface DMA
SafeSPI - Serial Peripheral Interface for Automotive Safety
Page 1 / 16 SafeSPI - Serial Peripheral Interface for Automotive Safety Technical SafeSPI_specification_v0.15_published.doc 30 July 2015 Page 2 / 16 1 INTRODUCTION 3 1.1 Requirement specification types
DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control
August 1986 Revised February 1999 DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control General Description The DM74LS191 circuit is a synchronous, reversible, up/ down counter. Synchronous operation
MAX6683 Evaluation System/Evaluation Kit
19-2343; Rev 1; 3/07 MAX6683 Evaluation System/Evaluation Kit General Description The MAX6683 evaluation system (EV system) consists of a MAX6683 evaluation kit (EV kit) and a companion Maxim CMODUSB board.
SPREAD SPECTRUM CLOCK GENERATOR. Features
DATASHEET ICS7152 Description The ICS7152-01, -02, -11, and -12 are clock generators for EMI (Electro Magnetic Interference) reduction (see below for frequency ranges and multiplier ratios). Spectral peaks
SLG7NT4129 PCIE RTD3. Pin Configuration. Features Low Power Consumption Dynamic Supply Voltage RoHS Compliant / Halogen-Free Pb-Free TDFN-12 Package
General Description Silego SLG7NT4129 is a low power and small form device. The SoC is housed in a 2.5mm x 2.5mm TDFN package which is optimal for using with small devices. Features Low Power Consumption
ICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram
Quad PLL with VCXO Quick Turn Clock Description The ICS379 QTClock TM generates up to 9 high quality, high frequency clock outputs including a reference from a low frequency pullable crystal. It is designed
HT1632C 32 8 &24 16 LED Driver
328 &216 LED Driver Features Operating voltage: 2.V~5.5V Multiple LED display 32 ROW /8 COM and 2 ROW & 16 COM Integrated display RAM select 32 ROW & 8 COM for 6 display RAM, or select 2 ROW & 16 COM for
INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook
INTEGRATED CIRCUITS 1996 Jan 05 IC15 Data Handbook FEATURES Non-inverting outputs Separate enable for each section Common select inputs See 74F253 for 3-State version PIN CONFIGURATION Ea 1 S1 2 I3a 3
Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches
19-2418; Rev ; 4/2 Quad, Rail-to-Rail, Fault-Protected, General Description The are quad, single-pole/single-throw (SPST), fault-protected analog switches. They are pin compatible with the industry-standard
74AC191 Up/Down Counter with Preset and Ripple Clock
74AC191 Up/Down Counter with Preset and Ripple Clock General Description The AC191 is a reversible modulo 16 binary counter. It features synchronous counting and asynchronous presetting. The preset feature
256K (32K x 8) Static RAM
256K (32K x 8) Static RAM Features High speed: 55 ns and 70 ns Voltage range: 4.5V 5.5V operation Low active power (70 ns, LL version) 275 mw (max.) Low standby power (70 ns, LL version) 28 µw (max.) Easy
MM74HC4538 Dual Retriggerable Monostable Multivibrator
MM74HC4538 Dual Retriggerable Monostable Multivibrator General Description The MM74HC4538 high speed monostable multivibrator (one shots) is implemented in advanced silicon-gate CMOS technology. They feature
HANDLING SUSPEND MODE ON A USB MOUSE
APPLICATION NOTE HANDLING SUSPEND MODE ON A USB MOUSE by Microcontroller Division Application Team INTRODUCTION All USB devices must support Suspend mode. Suspend mode enables the devices to enter low-power
Bi-directional level shifter for I²C-bus and other systems.
APPLICATION NOTE Bi-directional level shifter for I²C-bus and other Abstract With a single MOS-FET a bi-directional level shifter circuit can be realised to connect devices with different supply voltages
DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers
September 1986 Revised April 2000 DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers General Description These data selectors/multiplexers contain inverters and drivers to supply full
CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop
Hex D-Type Flip-Flop Quad D-Type Flip-Flop General Description The CD40174BC consists of six positive-edge triggered D- type flip-flops; the true outputs from each flip-flop are externally available. The
INTEGRATED CIRCUITS DATA SHEET. PCF8574 Remote 8-bit I/O expander for I 2 C-bus. Product specification Supersedes data of 2002 Jul 29.
INTEGRATED CIRCUITS DATA SHEET Remote 8-bit I/O expander for I 2 C-bus Supersedes data of 2002 Jul 29 2002 Nov 22 CONTENTS 1 FEATURES 2 GENERAL DESCRIPTION 3 ORDERING INFORMATION 4 BLOCK DIAGRAM 5 PINNING
DS18B20 Programmable Resolution 1-Wire Digital Thermometer
Programmable Resolution 1-Wire Digital Thermometer DESCRIPTIO The DS18B20 digital thermometer provides 9-bit to 12-bit Celsius temperature measurements and has an alarm function with nonvolatile userprogrammable
Elettronica dei Sistemi Digitali Costantino Giaconia SERIAL I/O COMMON PROTOCOLS
SERIAL I/O COMMON PROTOCOLS RS-232 Fundamentals What is RS-232 RS-232 is a popular communications interface for connecting modems and data acquisition devices (i.e. GPS receivers, electronic balances,
1000BASE-T and 10/100/1000BASE-T Copper SFP Transceiver
1000BASE-T and 10/100/1000BASE-T Copper SFP Transceiver Features Up to 1.25Gb/s bi-directional data links Hot-pluggable SFP footprint TX Disable and RX Los/without Los function Fully metallic enclosure
NM93CS06 CS46 CS56 CS66. 256-1024- 2048-4096-Bit Serial EEPROM with Data Protect and Sequential Read
August 1996 NM93CS06 CS46 CS56 CS66 (MICROWIRE TM Bus Interface) 256-1024- 2048-4096-Bit Serial EEPROM with Data Protect and Sequential Read General Description The NM93CS06 CS46 CS56 CS66 devices are
DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs
DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs General Description This device contains two independent positive-edge-triggered D-type flip-flops with
LM75 Digital Temperature Sensor and Thermal Watchdog with Two-Wire Interface
Digital Temperature Sensor and Thermal Watchdog with Two-Wire Interface General Description The LM75 is a temperature sensor, Delta-Sigma analog-todigital converter, and digital over-temperature detector
MicroMag3 3-Axis Magnetic Sensor Module
1008121 R01 April 2005 MicroMag3 3-Axis Magnetic Sensor Module General Description The MicroMag3 is an integrated 3-axis magnetic field sensing module designed to aid in evaluation and prototyping of PNI
74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)
INTEGRATED CIRCUITS Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State) 1995 Mar 31 IC15 Data Handbook Philips Semiconductors Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)
The I2C Bus. NXP Semiconductors: UM10204 I2C-bus specification and user manual. 14.10.2010 HAW - Arduino 1
The I2C Bus Introduction The I2C-bus is a de facto world standard that is now implemented in over 1000 different ICs manufactured by more than 50 companies. Additionally, the versatile I2C-bus is used
FXLA2203 Dual-Mode, Dual-SIM-Card Level Translator
FXLA2203 Dual-Mode, Dual-SIM-Card Level Translator Features Easy-to-Use Single Pin SIM Card Swap Control Channel Swap Time: 130ns (Typical) Simultaneous Dual-Mode, Dual-SIM Communication Host Ports: 1.65V
AAT4280 Slew Rate Controlled Load Switch
General Description Features SmartSwitch The AAT4280 SmartSwitch is a P-channel MOSFET power switch designed for high-side load switching applications. The P-channel MOSFET device has a typical R DS(ON)
Embedded Multi-Media Card Specification (e MMC 4.5)
Product Features: Packaged NAND flash memory with e MMC 4.5 interface Compliant with e MMC Specification Ver 4.41 & 4.5. Bus mode - High-speed e MMC protocol - Provide variable clock frequencies
CAN bus ESD protection diode
Rev. 04 15 February 2008 Product data sheet 1. Product profile 1.1 General description in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package designed to protect two automotive Controller
AVR151: Setup and Use of the SPI. Introduction. Features. Atmel AVR 8-bit Microcontroller APPLICATION NOTE
Atmel AVR 8-bit Microcontroller AVR151: Setup and Use of the SPI APPLICATION NOTE Introduction This application note describes how to set up and use the on-chip Serial Peripheral Interface (SPI) of the
MM74HC273 Octal D-Type Flip-Flops with Clear
MM74HC273 Octal D-Type Flip-Flops with Clear General Description The MM74HC273 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise
Microprocessor Supervisory Circuits
19-4333; Rev 4; 12/05 Microprocessor Supervisory Circuits General Description The reduce the complexity and number of components required for power-supply monitoring and battery-control functions in microprocessor
HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register
Rev. 10 21 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an (parallel-to-serial converter) with a synchronous serial data input (DS), a clock
MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop
3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT373 octal D-type latches and MM74HCT374 Octal D-type flip flops advanced silicongate CMOS technology, which provides