Spread-Spectrum Crystal Multiplier DS1080L. Features
|
|
|
- Lee Osborne
- 10 years ago
- Views:
Transcription
1 Rev 1; 3/0 Spread-Spectrum Crystal Multiplier General Description The is a low-jitter, crystal-based clock generator with an integrated phase-locked loop (PLL) to generate spread-spectrum clock outputs from 1MHz to 13MHz. The device is pin-programmable to select the clock multiplier rate as well as the dither magnitude. The has a spread-spectrum disable mode and a power-down mode to conserve power. Automotive Cable Modems Cell Phones Computer Peripherals Copiers Infotainment PCs Printers Applications Features Generates Spread-Spectrum Clocks from 1MHz to 13MHz Selectable Clock Multiplier Rates of 1x, x, and x Center Spread-Spectrum Dithering Selectable Spread-Spectrum Modulation Magnitudes of ±0.5%, ±1.0%, and ±1.5% Spread-Spectrum Disable Mode Low Cycle-to-Cycle Jitter Power-Down Mode with High-Impedance Output Low Cost Low Power Consumption 3.0V to 3.V Single-Supply Operation -0 C to +15 C Temperature Operation Small -Lead µsop Package Pin Configuration Ordering Information TOP VIEW PART TEMP RANGE PIN-PACKAGE + -0 C to +15 C µsop +Denotes lead-free package. X1 1 X GND CMSEL 3 7 SSO SMSEL 5 PDN µsop Maxim Integrated Products 1 For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1--9-, or visit Maxim s website at
2 ABSOLUTE MAXIMUM RATINGS Voltage on Relative to GND V to +3.3V Voltage on Any Lead Relative to GND V to ( + 0.5V), not to exceed +3.3V Operating Temperature Range...-0 C to +15 C Storage Temperature Range C to +15 C Soldering Temperature...See J-STD-00 Specification Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. RECOMMENDED OPERATING CONDITIONS (T A = -0 C to +15 C) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS Supply Voltage (Note 1) V 0. x V Input Logic 1 + IH 0.3 Input Logic 0 V IL GND Input Logic Float I IF 0v < V IN < (Note ) ±1 µa Input Leakage I IL 0V < V IN < (Note 3) ±0 µa SSO < 7MHz 15 SSO Load C SSO 7MHz SSO < 101MHz 10 pf 101MHz SSO < 13MHz 7 0. x V V Crystal or Clock Input Frequency f IN MHz Crystal ESR X ESR 90 Ω Clock Input Duty Cycle F INDC 0 0 % Crystal Parallel Load Capacitance C L (Note ) 1 pf DC ELECTRICAL CHARACTERISTICS ( = +3.0V to +3.V, T A = -0 C to +15 C.) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS Supply Current I CC1 C SSO = 15pF, SSO = 1MHz 13 ma Power-Down Current I CCQ PDN = GND, all input pins floating 00 µa Output Leakage (SSO) I OZ PDN = GND µa Low-Level Output Voltage (SSO) V OL I OL = ma 0. V High-Level Output Voltage (SSO) V OH I OH = -ma. V Input Capacitance (X1/X) C IN (Note 5) 5 pf
3 AC ELECTRICAL CHARACTERISTICS ( = +3.0 to +3.V, T A = -0 C to +15 C.) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS SSO Duty Cycle SSODC Measured at / 0 0 % Rise Time t R (Note ) 1. ns Fall Time t F (Note ) 1. ns Peak Cycle-to-Cycle Jitter t J f SSO = 1MHz, T A = -0 to +5 C, 10,000 cycles (Note 5) Power-Up Time t POR PDN pin (Note 7) 75 ps 1MHz 0 33.MHz 11 Power-Down Time t PDN PDN pin (Notes and 9) 100 ns Dither Rate f DITHER f IN / 10 ms Note 1: All voltages referenced to ground. Note : Maximum source/sink current applied to input to be considered a float. Note 3: Applicable to pins CMSEL, SMSEL, and PDN. Note : See information about C L1 and C L in the Applications Information section at the end of the data sheet. Note 5: Not production tested. Note : For 7pF load. Note 7: Time between PDN deasserted to output active. Note : Time between PDN asserted to output high impedance. Note 9: Guaranteed by design. 3
4 ( = 3.3V, T A = +5 C, unless otherwise noted.) SUPPLY CURRENT vs. SUPPLY VOLTAGE 1 1 AT 1MHz CMSEL = x AT 1MHz SUPPLY CURRENT (ma) CMSEL = x AT 1MHz CMSEL = 1x AT 1MHz toc01 SUPPLY CURRENT (ma) Typical Operating Characteristics SUPPLY CURRENT vs. TEMPERATURE SUPPLY CURRENT vs. FREQUENCY 1 AT 1MHz CMSEL = x AT 1MHz AT 1MHz 1 CMSEL = x AT 1MHz CMSEL = 1x AT 1MHz CMSEL = x AT 1MHz toc0 SUPPLY CURRENT (ma) 1 10 CMSEL = 1x AT 1MHz CMSEL = x AT 1MHz toc SUPPLY VOLTAGE (V) TEMPERATURE ( C) FREQUENCY (MHz) 31 PDN SUPPLY CURRENT (ma) PDN SUPPLY CURRENT vs. TEMPERATURE 0.5 AT 1MHz 0.0 CMSEL = x AT 1MHz CMSEL = 1x AT 1MHz 0.05 CMSEL = x AT 1MHz toc0 DUTY CYCLE (%) DUTY CYCLE vs. TEMPERATURE AT 1MHz toc TEMPERATURE ( C) TEMPERATURE ( C) 110 DUTY CYCLE (%) DUTY CYCLE vs. SUPPLY VOLTAGE AT 1MHz toc0 SSO AND PDN OUTPUT DURING POWER UP AND POWER DOWN POWER DOWN t PDN t POR POWER UP toc SUPPLY VOLTAGE (V) TIME (µs)
5 PIN NAME FUNCTION Pin Description 1 X1 Crystal Drive/Clock Input. A crystal with the proper loading capacitors is connected across X1 and X. Instead of a crystal, a clock can be applied at the X1 input. GND Signal Ground 3 CMSEL Clock Multiplier Select. Tri-level digital input. 0 = 1x Float = x 1 = x SMSEL 5 PDN Spread-Spectrum Magnitude Select. Tri-level digital input. 0 = ±0.5% Float = ±1.0% 1 = ±1.5% Power-Down/Spread-Spectrum Disable. Tri-level digital input. 0 = Power-Down/SSO Tri-Stated Float = Power-Up/Spread Spectrum Disabled 1 = Power-Up/Spread Spectrum Enabled SSO Spread-Spectrum Clock Multiplier Output. Outputs a 1x, x, or x spread-spectrum version of the crystal or clock applied at the X1/X pins. 7 Supply Voltage X Crystal Drive Output. A crystal with the proper loading capacitors is connected across X1 and X. If a clock is connected to X1, then X should be left open circuit. Block Diagram 1MHz TO 33.MHz X1 X f IN CRYSTAL OSCILLATOR 1x/x/x CLOCK MULTIPLYING PLL WITH SPREAD SPECTRUM f SSO SSO f SSO = 1MHz TO 13MHz C L1 C L PDN CMSEL SMSEL CONFIGURATION DECODE AND CONTROL GND NOTE: SEE INFORMATION ABOUT C L1 AND C L IN THE APPLICATIONS INFORMATION SECTION AT THE END OF THE DATA SHEET. 5
6 Detailed Description The is a crystal multiplier with center spreadspectrum capability. A 1MHz to 33.MHz crystal is connected to the X1 and X pins. Alternately, a 1MHz to 33.MHz clock can be applied to X1 in place of the crystal. In such applications, X would be left open circuit. Using the CMSEL input, the user selects whether the attached crystal or input clock is multiplied by 1,, or. The is capable of generating spreadspectrum clocks from 1MHz to 13MHz. The PLL can dither the output clock about its center frequency at a user-selectable magnitude. Using the SMSEL input, the user selects the dither magnitude. The PDN input can be used to place the device into a low-power standby mode where the SSO output is tristated. If the PDN pin is floated, the SSO output is active but the spread-spectrum dithering is disabled. The spread-spectrum dither rate is fixed at f IN / 10 to keep the dither rate above the audio frequency range. On power-up, the output clock (SSO) remains tri-stated until the PLL reaches a stable frequency (f SSO ) and dither (f DITHER ). DITHER CYCLE RATE = f DITHER = f IN / 10 fsso +1.5% +1.0% +0.5% f 0-0.5% -1.0% -1.5% t Figure 1. Spread-Spectrum Frequency Modulation
7 C L1 X1 GND CMSEL SMSEL 1 3 CRYSTAL 7 5 X SSO PDN C L Typical Operating Circuit DECOUPLING CAPACITOR f SSO NOTE: IN THE ABOVE CONFIGURATION WITH PDN CONNECTED TO, SMSEL CONNECTED TO GND AND CMSEL FLOATING, THE DEVICE IS IN NORMAL OPERATION WITH x CLOCK MULTIPLICATION, AND SPREAD-SPECTRUM MAGNITUDE OF ±0.5%. Applications Information Crystal Selection The requires a parallel resonating crystal operating in the fundamental mode, with an ESR of less than 90Ω. The crystal should be placed very close to the device to minimize excessive loading due to parasitic capacitances. Oscillator Input When driving the using an external oscillator clock, consider the input (X1) to be high impedance. Crystal Capacitor Selection The load capacitors C L1 and C L are selected based on the crystal specifications (from the data sheet of the crystal used). The crystal parallel load capacitance is calculated as follows: CL = CL1 x CL CIN CL1 + CL Equation 1 where C L1 = C L = C LX. Equation is used to calculate the values of C L1 and C L based on values on C L and C IN noted in the data sheet electrical specifications. Power-Supply Decoupling To achieve best results, it is highly recommended that a decoupling capacitor is used on the IC power-supply pins. Typical values of decoupling capacitors are 0.001µF and 0.1µF. Use a high-quality, ceramic, surface-mount capacitor, and mount it as close as possible to the and GND pins of the IC to minimize lead inductance. Layout Considerations As noted earlier, the crystal should be placed very close to the device to minimize excessive loading due to parasitic capacitances. Care should also be taken to minimize loading on pins that could be floated as a programming option (SMSEL and CMSEL). Coupling on inputs due to clocks should be minimized. For the use C L1 = C L = C LX. In this case, the equation then reduces to: CL CLX = + CIN Equation 7
8 TRANSISTOR COUNT: 3951 SUBSTRATE CONNECTED TO GROUND Chip Technology Package Information For the latest package outline information, go to Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 10 San Gabriel Drive, Sunnyvale, CA Maxim Integrated Products Printed USA is a registered trademark of Maxim Integrated Products, Inc. is a registered trademark of Dallas Semiconductor Corporation. Heaney
9 This datasheet has been downloaded from: Free Download Daily Updated Database 100% Free Datasheet Search Site 100% Free IC Replacement Search Site Convenient Electronic Dictionary Fast Search System All Datasheets Cannot Be Modified Without Permission Copyright Each Manufacturing Company
V CC TOP VIEW. f SSO = 20MHz to 134MHz (DITHERED)
19-013; Rev 1; 10/11 0MHz to 13MHz Spread-Spectrum General Description The is a spread-spectrum clock modulator IC that reduces EMI in high clock-frequency-based, digital electronic equipment. Using an
ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS514 Description The ICS514 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output from a 14.31818 MHz crystal or clock input. The name LOCO stands for
TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features
DATASHEET ICS280 Description The ICS280 field programmable spread spectrum clock synthesizer generates up to four high-quality, high-frequency clock outputs including multiple reference clocks from a low-frequency
ICS650-01 SYSTEM PERIPHERAL CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET ICS650-01 Description The ICS650-01 is a low-cost, low-jitter, high-performance clock synthesizer for system peripheral applications. Using analog/digital Phase-Locked Loop (PLL) techniques,
SPREAD SPECTRUM CLOCK GENERATOR. Features
DATASHEET ICS7152 Description The ICS7152-01, -02, -11, and -12 are clock generators for EMI (Electro Magnetic Interference) reduction (see below for frequency ranges and multiplier ratios). Spectral peaks
ICS650-44 SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS650-44 Description The ICS650-44 is a spread spectrum clock synthesizer intended for video projector and digital TV applications. It generates three copies of an EMI optimized 50 MHz clock
Features. Modulation Frequency (khz) VDD. PLL Clock Synthesizer with Spread Spectrum Circuitry GND
DATASHEET IDT5P50901/2/3/4 Description The IDT5P50901/2/3/4 is a family of 1.8V low power, spread spectrum clock generators capable of reducing EMI radiation from an input clock. Spread spectrum technique
Cold-Junction-Compensated K-Thermocoupleto-Digital Converter (0 C to +1024 C)
19-2235; Rev 1; 3/02 Cold-Junction-Compensated K-Thermocoupleto-Digital General Description The performs cold-junction compensation and digitizes the signal from a type-k thermocouple. The data is output
ICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram
Quad PLL with VCXO Quick Turn Clock Description The ICS379 QTClock TM generates up to 9 high quality, high frequency clock outputs including a reference from a low frequency pullable crystal. It is designed
Push-Pull FET Driver with Integrated Oscillator and Clock Output
19-3662; Rev 1; 5/7 Push-Pull FET Driver with Integrated Oscillator General Description The is a +4.5V to +15V push-pull, current-fed topology driver subsystem with an integrated oscillator for use in
DS1220Y 16k Nonvolatile SRAM
19-5579; Rev 10/10 NOT RECOENDED FOR NEW DESIGNS 16k Nonvolatile SRAM www.maxim-ic.com FEATURES 10 years minimum data retention in the absence of external power Data is automatically protected during power
Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches
19-2418; Rev ; 4/2 Quad, Rail-to-Rail, Fault-Protected, General Description The are quad, single-pole/single-throw (SPST), fault-protected analog switches. They are pin compatible with the industry-standard
EVALUATION KIT AVAILABLE Broadband, Two-Output, Low-Noise Amplifier for TV Tuner Applications MAX2130. Maxim Integrated Products 1
9-86; Rev ; 8/ EVALUATION KIT AVAILABLE Broadband, Two-Output, Low-Noise General Description The broadband, low-distortion, low-noise, two-output amplifier performs preamp, loop-out, and buffer functions
INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook. 1997 Jun 30
INTEGRATED CIRCUITS IC24 Data Handbook 1997 Jun 30 FEATURES Wide supply voltage range of 1.2 V to 3.6 V In accordance with JEDEC standard no. 8-1A Inputs accept voltages up to 5.5 V CMOS low power consumption
1-Mbit (128K x 8) Static RAM
1-Mbit (128K x 8) Static RAM Features Pin- and function-compatible with CY7C109B/CY7C1009B High speed t AA = 10 ns Low active power I CC = 80 ma @ 10 ns Low CMOS standby power I SB2 = 3 ma 2.0V Data Retention
1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET
DATASHEET 1 TO 4 CLOCK BUFFER ICS551 Description The ICS551 is a low cost, high-speed single input to four output clock buffer. Part of IDT s ClockBlocks TM family, this is our lowest cost, small clock
4 OUTPUT PCIE GEN1/2 SYNTHESIZER IDT5V41186
DATASHEET IDT5V41186 Recommended Applications 4 Output synthesizer for PCIe Gen1/2 General Description The IDT5V41186 is a PCIe Gen2 compliant spread-spectrum-capable clock generator. The device has 4
MAX14760/MAX14762/MAX14764 Above- and Below-the-Rails Low-Leakage Analog Switches
19-652; Rev 1; 8/12 EVALUATION KIT AVAILABLE MAX1476// General Description The MAX1476// analog switches are capable of passing bipolar signals that are beyond their supply rails. These devices operate
Spread Spectrum Clock Generator AK8126A
Features Output Frequency Range: 22.5MHz 32MHz, 45 MHz 64MHz 90MHz 128MHz Configurable Spread Spectrum Modulation: - AKEMD s Original Spread Spectrum Profile - Modulation Ratio: Center Spread: ±0.25%,
R EXT THERMISTOR. Maxim Integrated Products 1
19-2219; Rev 0; 2/02 Thermistor-to-Digital Converter General Description The converts an external thermistor s temperature-dependent resistance directly into digital form. The thermistor and an external
256K (32K x 8) Static RAM
256K (32K x 8) Static RAM Features High speed: 55 ns and 70 ns Voltage range: 4.5V 5.5V operation Low active power (70 ns, LL version) 275 mw (max.) Low standby power (70 ns, LL version) 28 µw (max.) Easy
High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)
High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch) DG2301 ishay Siliconix DESCRIPTION The DG2301 is a high-speed, 1-bit, low power, TTLcompatible bus switch. Using sub-micron CMOS technology,
DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES
High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch with Level-Shifter) DG2302 DESCRIPTION The DG2302 is a high-speed, 1-bit, low power, TTLcompatible bus switch. Using sub-micron CMOS technology,
DS1220Y 16k Nonvolatile SRAM
Not Recommended for New Design DS122Y 16k Nonvolatile SRAM www.maxim-ic.com FEATURES years minimum data retention in the absence of external power Data is automatically protected during power loss Directly
DS1225Y 64k Nonvolatile SRAM
DS1225Y 64k Nonvolatile SRAM www.maxim-ic.com FEATURES years minimum data retention in the absence of external power Data is automatically protected during power loss Directly replaces 2k x 8 volatile
Low-Cost, Micropower, SC70/SOT23-8, Microphone Preamplifiers with Complete Shutdown
9-9; Rev ; 4/ Low-Cost, Micropower, SC7/SOT23-8, Microphone General Description The are micropower op amps optimized for use as microphone preamplifiers. They provide the ideal combination of an optimized
2 TO 4 DIFFERENTIAL PCIE GEN1 CLOCK MUX ICS557-06. Features
DATASHEET 2 TO 4 DIFFERENTIAL PCIE GEN1 CLOCK MUX ICS557-06 Description The ICS557-06 is a two to four differential clock mux designed for use in PCI-Express applications. The device selects one of the
AAT3520/2/4 MicroPower Microprocessor Reset Circuit
General Description Features PowerManager The AAT3520 series of PowerManager products is part of AnalogicTech's Total Power Management IC (TPMIC ) product family. These microprocessor reset circuits are
VITESSE SEMICONDUCTOR CORPORATION. 16:1 Multiplexer. Timing Generator. CMU x16
Features 16:1 2.488 Gb/s Multiplexer Integrated PLL for Clock Generation - No External Components 16-bit Wide, Single-ended, ECL 100K Compatible Parallel Data Interface 155.52 MHz Reference Clock Frequency
Spread Spectrum Clock Generator
Spread Spectrum Clock Generator Features Generates a 1x (PCS3P5811), x (PCS3P581) and 4x() low EMI spread spectrum clock of the input frequency Provides up to 15dB of EMI suppression Input Frequency: 4MHz
High-Bandwidth, T1/E1, SPST Analog Switches
19-3951; Rev 2; 1/7 High-Bandwidth,, SPST Analog Switches General Description The high-bandwidth, low-on-resistance, quad-spst analog switches are designed to serve as integrated protection switches for
DS1232LP/LPS Low Power MicroMonitor Chip
DSLP/LPS Low Power MicroMonitor Chip www.dalsemi.com FEATURES Super-low power version of DS 50 µa quiescent current Halts and restarts an out-of-control microprocessor Automatically restarts microprocessor
Link-65 MHz, +3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz
DS90C383A/DS90CF383A +3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz +3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz 1.0 General Description The DS90C383A/DS90CF383A
EVALUATION KIT AVAILABLE Single-Chip Global Positioning System Receiver Front-End BIAS CBIAS GND GND RFIN GND GND IFSEL
19-3469; Rev 2; 4/08 EVALUATION KIT AVAILABLE Single-Chip Global Positioning System General Description The complete single-chip global positioning system (GPS) RF front-end utilizes many innovative and
3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.
Rev. 02 3 September 2007 Product data sheet 1. General description The provides a 3-input EXCLUSIVE-OR function. The input can be driven from either 3.3 or 5 V devices. This feature allows the use of these
Microprocessor Supervisory Circuits
19-4333; Rev 4; 12/05 Microprocessor Supervisory Circuits General Description The reduce the complexity and number of components required for power-supply monitoring and battery-control functions in microprocessor
DS1307ZN. 64 x 8 Serial Real-Time Clock
DS137 64 x 8 Serial Real-Time Clock www.maxim-ic.com FEATURES Real-time clock (RTC) counts seconds, minutes, hours, date of the month, month, day of the week, and year with leap-year compensation valid
TCS230 PROGRAMMABLE COLOR LIGHT TO FREQUENCY CONVERTER TAOS046 - FEBRUARY 2003
High-Resolution Conversion of Light Intensity to Frequency Programmable Color and Full-Scale Output Frequency Communicates Directly With a Microcontroller Single-Supply Operation (2.7 V to 5.5 V) Power
www.jameco.com 1-800-831-4242
Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. www.maxim-ic.com FEATURES 10 years minimum data retention in the absence
PECL and LVDS Low Phase Noise VCXO (for 65-130MHz Fund Xtal) XIN XOUT N/C N/C CTRL VCON (0,0) OESEL (Pad #25) 1 (default)
Reserved BUF BUF 62 mil OESEL^ Reserved Reserved PL520-30 FEATURES 65MHz to 130MHz Fundamental Mode Crystals. Output range (no PLL): 65MHz 130MHz (3.3V). 65MHz 105MHz (2.5V). Low Injection Power for crystal
VT-802 Temperature Compensated Crystal Oscillator
T-802 Temperature Compensated Crystal Oscillator T-802 Description ectron s T-802 Temperature Compensated Crystal Oscillator (TCXO) is a quartz stabilized, CMOS output, analog temperature compensated oscillator,
DS2187 Receive Line Interface
Receive Line Interface www.dalsemi.com FEATURES Line interface for T1 (1.544 MHz) and CEPT (2.048 MHz) primary rate networks Extracts clock and data from twisted pair or coax Meets requirements of PUB
The 74LVC1G11 provides a single 3-input AND gate.
Rev. 8 17 September 2015 Product data sheet 1. General description The provides a single 3-input AND gate. The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this
DALLAS DS1233 Econo Reset. BOTTOM VIEW TO-92 PACKAGE See Mech. Drawings Section on Website
5V EconoReset www.maxim-ic.com FEATURES Automatically restarts microprocessor after power failure Monitors pushbutton for external override Internal circuitry debounces pushbutton switch Maintains reset
DSC1001. Low-Power Precision CMOS Oscillator 1.8~3.3V. Features. General Description. Benefits. Block Diagram
DSC.8~.V LowPower Precision CMOS Oscillator General Description The DSC is a silicon MEMS based CMOS oscillator offering excellent jitter and stability performance over a wide range of supply voltages
LOW POWER SPREAD SPECTRUM OSCILLATOR
LOW POWER SPREAD SPECTRUM OSCILLATOR SERIES LPSSO WITH SPREAD-OFF FUNCTION 1.0 110.0 MHz FEATURES + 100% pin-to-pin drop-in replacement to quartz and MEMS based XO + Low Power Spread Spectrum Oscillator
DS1386/DS1386P RAMified Watchdog Timekeeper
DS1386/DS1386P RAMified Watchdog Timekeeper www.maxim-ic.com GENERAL DESCRIPTION The DS1386 is a nonvolatile static RAM with a full-function real-time clock (RTC), alarm, watchdog timer, and interval timer
MM74HC4538 Dual Retriggerable Monostable Multivibrator
MM74HC4538 Dual Retriggerable Monostable Multivibrator General Description The MM74HC4538 high speed monostable multivibrator (one shots) is implemented in advanced silicon-gate CMOS technology. They feature
INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook
INTEGRATED CIRCUITS 1996 Jan 05 IC15 Data Handbook FEATURES Non-inverting outputs Separate enable for each section Common select inputs See 74F253 for 3-State version PIN CONFIGURATION Ea 1 S1 2 I3a 3
SC728/SC729. 2A Low Vin, Very Low Ron Load Switch. POWER MANAGEMENT Features. Description. Applications. Typical Application Circuit SC728 / SC729
POWER MANAGEMT Features Input Voltage Range 1.1V to 2A Continuous Output Current Ultra-Low Ron 36mΩ Automatic Output Discharge Circuit Fast Turn-on Option With No Output Discharge Circuit SC728 Extended
TS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:
Low-power single CMOS timer Description Datasheet - production data The TS555 is a single CMOS timer with very low consumption: Features SO8 (plastic micropackage) Pin connections (top view) (I cc(typ)
MM74HC174 Hex D-Type Flip-Flops with Clear
Hex D-Type Flip-Flops with Clear General Description The MM74HC174 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise immunity,
Triple-Channel Video Reconstruction Filter and Buffer for Composite and Y/C Outputs
9-3269; Rev ; 6/5 EVALUATION KIT AVAILABLE Triple-Channel Video Reconstruction Filter and General escription The is a low-cost, triple-channel video reconstruction filter for S-video and CVBS video-signal
Application Note 58 Crystal Considerations for Dallas Real-Time Clocks
www.maxim-ic.com Application Note 58 Crystal Considerations for Dallas Real-Time Clocks OVERVIEW This application note describes crystal selection and layout techniques for connecting a 32,768Hz crystal
HT9170 DTMF Receiver. Features. General Description. Selection Table
DTMF Receiver Features Operating voltage: 2.5V~5.5V Minimal external components No external filter is required Low standby current (on power down mode) General Description The HT9170 series are Dual Tone
24-Channel Automotive Switch Monitor
9-4464; Rev ; 2/9 EVALUATION KIT AVAILABLE 24-Channel Automotive Switch Monitor General Description The is a 24-channel automotive contact monitor designed as an interface between mechanical switches and
CD4013BC Dual D-Type Flip-Flop
CD4013BC Dual D-Type Flip-Flop General Description The CD4013B dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors.
On/Off Controller with Debounce and
19-4128; Rev ; 5/8 On/Off Controller with Debounce and General Description The is a pushbutton on/off controller with a single switch debouncer and built-in latch. It accepts a noisy input from a mechanical
3-to-8 line decoder, demultiplexer with address latches
Rev. 7 29 January 2016 Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The is specified in compliance with JEDEC
MM74HC14 Hex Inverting Schmitt Trigger
MM74HC14 Hex Inverting Schmitt Trigger General Description The MM74HC14 utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as
4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT
Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The is specified in compliance
INTEGRATED CIRCUITS. 74F74 Dual D-type flip-flop. Product specification Supercedes data of 1990 Oct 23 IC15 Data Handbook.
INTEGRATED CIRCUITS Supercedes data of 1990 Oct 23 IC15 Data Handbook 1996 Mar 12 FEATURE Industrial temperature range available ( 40 C to +85 C) DESCRIPTION The is a dual positive edge-triggered D-type
ICS9148-32. Pentium/Pro TM System Clock Chip. Integrated Circuit Systems, Inc. General Description. Pin Configuration.
Integrated Circuit Systems, Inc. ICS948-32 Pentium/Pro TM System Clock Chip General Description The ICS948-32 is a Clock Synthesizer chip for Pentium and PentiumPro CPU based Desktop/Notebook systems that
MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop
3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT373 octal D-type latches and MM74HCT374 Octal D-type flip flops advanced silicongate CMOS technology, which provides
ICL232. +5V Powered, Dual RS-232 Transmitter/Receiver. Description. Features. Ordering Information. Applications. Functional Diagram.
ICL August V Powered, Dual RS Transmitter/Receiver Features Meets All RSC and V. Specifications Requires Only Single V Power Supply Onboard Voltage Doubler/Inverter Low Power Consumption Drivers ±V Output
Tone Ringer SL2410 LOGIC DIAGRAM PIN ASSIGNMENT SLS
Tone Ringer The SL2410 is a bipolar integrated circuit designed for telephone bell replacement. Designed for Telephone Bell Replacement Low Curent Drain Adjustable 2-frequency Tone Adjustable Warbling
Fairchild Solutions for 133MHz Buffered Memory Modules
AN-5009 Fairchild Semiconductor Application Note April 1999 Revised December 2000 Fairchild Solutions for 133MHz Buffered Memory Modules Fairchild Semiconductor provides several products that are compatible
11. High-Speed Differential Interfaces in Cyclone II Devices
11. High-Speed Differential Interfaces in Cyclone II Devices CII51011-2.2 Introduction From high-speed backplane applications to high-end switch boxes, low-voltage differential signaling (LVDS) is the
DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control
August 1986 Revised February 1999 DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control General Description The DM74LS191 circuit is a synchronous, reversible, up/ down counter. Synchronous operation
SLG7NT4129 PCIE RTD3. Pin Configuration. Features Low Power Consumption Dynamic Supply Voltage RoHS Compliant / Halogen-Free Pb-Free TDFN-12 Package
General Description Silego SLG7NT4129 is a low power and small form device. The SoC is housed in a 2.5mm x 2.5mm TDFN package which is optimal for using with small devices. Features Low Power Consumption
TSL213 64 1 INTEGRATED OPTO SENSOR
TSL 64 INTEGRATED OPTO SENSOR SOES009A D4059, NOVEMBER 99 REVISED AUGUST 99 Contains 64-Bit Static Shift Register Contains Analog Buffer With Sample and Hold for Analog Output Over Full Clock Period Single-Supply
SN28838 PAL-COLOR SUBCARRIER GENERATOR
Solid-State Reliability Surface-Mount Package NS PACKAE (TOP VIEW) description The SN28838 is a monolithic integrated circuit designed to interface with the SN28837 PALtiming generator in order to generate
Low Phase Noise XO (for HF Fund. and 3 rd O.T.) XIN XOUT N/C N/C OE CTRL N/C (0,0) Pad #9 OUTSEL
Reserved BUF BUF 62 mil Reserved Reserved FEATURES 100MHz to 200MHz Fund. or 3 rd OT Crystal. Output range: 100 200MHz (no multiplication). Available outputs: PECL, or LVDS. OESEL/OECTRL for both PECL
LDS8720. 184 WLED Matrix Driver with Boost Converter FEATURES APPLICATION DESCRIPTION TYPICAL APPLICATION CIRCUIT
184 WLED Matrix Driver with Boost Converter FEATURES High efficiency boost converter with the input voltage range from 2.7 to 5.5 V No external Schottky Required (Internal synchronous rectifier) 250 mv
DS1721 2-Wire Digital Thermometer and Thermostat
www.dalsemi.com FEATURES Temperature measurements require no external components with ±1 C accuracy Measures temperatures from -55 C to +125 C; Fahrenheit equivalent is -67 F to +257 F Temperature resolution
Quad 2-input NAND Schmitt trigger
Rev. 9 15 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Applications The is a quad two-input NAND gate. Each input has a Schmitt trigger circuit. The gate switches
74HC238; 74HCT238. 3-to-8 line decoder/demultiplexer
Rev. 4 27 January 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive
74HCU04. 1. General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter
Rev. 7 8 December 2015 Product data sheet 1. General description The is a hex unbuffered inverter. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to
VS-500 Voltage Controlled SAW Oscillator
VS-500 Voltage Controlled SAW Oscillator Features Improved High Performance ASIC Industry Standard Package, 9 x 14 x 4.5 mm Frequencies from 155 MHz to 850 MHz 3.3 V or 5.0 V Operation At 155.52 MHz, Jitter
Features. Instruction. Decoder Control Logic, And Clock Generators. Address Compare amd Write Enable. Protect Register V PP.
February 1999 NM9366 (MICROWIRE Bus Interface) 4096-Bit Serial EEPROM General Description The NM9366 devices are 4096 bits of CMOS non-volatile electrically erasable memory divided into 256 16-bit registers.
INTEGRATED CIRCUITS. NE558 Quad timer. Product data Supersedes data of 2001 Aug 03. 2003 Feb 14
INTEGRATED CIRCUITS Supersedes data of 2001 Aug 03 2003 Feb 14 DESCRIPTION The Quad Timers are monolithic timing devices which can be used to produce four independent timing functions. The output sinks
PI5A100. Precision, Wide-Bandwidth Quad SPDT Analog Switch. Description. Features. Block Diagram, Pin Configuration. Applications.
Precision, Wide-Bandwidth Quad SPDT Analog Switch Features Single Supply Operation (+2V to +6V) Rail-to-Rail Analog Signal Dynamic Range Low On-Resistance (6Ω typ with 5V supply) Minimizes Distortion and
DM74121 One-Shot with Clear and Complementary Outputs
June 1989 Revised July 2001 DM74121 One-Shot with Clear and Complementary Outputs General Description The DM74121 is a monostable multivibrator featuring both positive and negative edge triggering with
DS1621 Digital Thermometer and Thermostat
www.maxim-ic.com FEATURES Temperature measurements require no external components Measures temperatures from -55 C to +125 C in 0.5 C increments. Fahrenheit equivalent is -67 F to 257 F in 0.9 F increments
1-of-4 decoder/demultiplexer
Rev. 6 1 April 2016 Product data sheet 1. General description 2. Features and benefits 3. Applications The contains two 1-of-4 decoders/demultiplexers. Each has two address inputs (na0 and na1, an active
+3.3V/+5V, 8-Channel Relay Drivers with Fast Recovery Time and Power-Save Mode
19-3789; Rev 0; 8/05 +3.3V/+5V, 8-Channel Relay Drivers with Fast General Description The 8-channel relay drivers offer built-in kickback protection and drive +3V/+5V nonlatching or dual-coil-latching
30V Internal Switch LCD Bias Supply
19-1666; Rev 1; 1/3 3V Internal Switch LCD Bias Supply General Description The boost converter contains a.5a internal switch in a tiny 6-pin SOT23 package. The IC operates from a +2.4V to +5.5V supply
Data Sheet. ACPL-077L Low Power 3.3 V / 5 V High Speed CMOS Optocoupler Design for System Level Reliability. Description. Features. Functional Diagram
ACPL-077L Low Power 3.3 V / 5 V High Speed CMOS Optocoupler Design for System Level Reliability Data Sheet Lead (Pb) Free RoHS 6 fully compliant RoHS 6 fully compliant options available; -xxxe denotes
DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs
DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs General Description This device contains two independent positive-edge-triggered D-type flip-flops with
CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset
October 1987 Revised March 2002 CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset General Description The CD4027BC dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits
MAAD-007084-0001TB. Digital Attenuator 15.5 db, 5-Bit, TTL Driver, DC-2.0 GHz Rev. V2. Features. Schematic with Off-Chip Components.
MAAD-007084-00000 5.5, 5-Bit, TTL Driver, DC-2.0 GHz Rev. 2 Features Attenuation: 0.5 Steps to 5.5 Low DC Power Consumption Integral TTL Driver 50 ohm Impedance Test Boards are Available Tape and Reel
±15kV ESD-Protected, 1µA, 250kbps, 3.3V/5V, Dual RS-232 Transceivers with Internal Capacitors
19-1473; Rev 2; 8/4 ±15k ESD-Protected, 1µA, 25kbps, 3.3/5, Dual General Description The are EIA/TIA-232 and.28/.24 communications interfaces with automatic shutdown/ wake-up features, high data-rate capabilities,
STWD100. Watchdog timer circuit. Description. Features. Applications
Watchdog timer circuit Description Datasheet - production data SOT23-5 (WY) Features SC70-5, SOT323-5 (W8) Current consumption 13 µa typ. Available watchdog timeout periods are 3.4 ms, 6.3 ms, 102 ms,
8-bit binary counter with output register; 3-state
Rev. 3 24 February 2016 Product data sheet 1. General description The is an 8-bit binary counter with a storage register and 3-state outputs. The storage register has parallel (Q0 to Q7) outputs. The binary
CAN bus ESD protection diode
Rev. 04 15 February 2008 Product data sheet 1. Product profile 1.1 General description in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package designed to protect two automotive Controller
High-Speed, 5 V, 0.1 F CMOS RS-232 Driver/Receivers ADM202/ADM203
a FEATURES kb Transmission Rate ADM: Small (. F) Charge Pump Capacitors ADM3: No External Capacitors Required Single V Power Supply Meets EIA-3-E and V. Specifications Two Drivers and Two Receivers On-Board
1 pc Charge Injection, 100 pa Leakage CMOS 5 V/5 V/3 V 4-Channel Multiplexer ADG604
a FEATURES 1 pc Charge Injection (Over the Full Signal Range) 2.7 V to 5.5 V ual Supply 2.7 V to 5.5 ingle Supply Automotive Temperature Range: 4 C to +125 C 1 pa Max @ 25 C Leakage Currents 85 Typ On
74AC139 74ACT139 Dual 1-of-4 Decoder/Demultiplexer
Dual 1-of-4 Decoder/Demultiplexer General Description The AC/ACT139 is a high-speed, dual 1-of-4 decoder/ demultiplexer. The device has two independent decoders, each accepting two inputs and providing
MM74HC273 Octal D-Type Flip-Flops with Clear
MM74HC273 Octal D-Type Flip-Flops with Clear General Description The MM74HC273 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise
