Lecture 200 Clock and Data Recovery Circuits - I (6/26/03) Page 200-1
|
|
- May McBride
- 8 years ago
- Views:
Transcription
1 Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page LECTURE 200 CLOCK N T RECOVERY CRCUTS (References [6]) Objective The objective of this presentation is: 1.) Understand the applications of PLLs in clock/ recovery 2.) Examine and characterize CR circuits Outline ntroduction and basics of clock and recovery circuits Clock recovery architectures and issues Phase and frequency detectors for random CR architectures Jitter in CR circuits VCOs for CR applications Examples of CR circuits Summary Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page NTROUCTON N BSCS Why Clock and ata Recovery Circuits? n many systems, is transmitted or retrieved without any additional timing reference. For example, in optical communications, a stream of flows over a single fiber with no accompanying clock, but the receiver is required to process this synchronously. Therefore, the clock or timing information must be recovered from the at the receiver. ata Recovered Clock Most all clock recovery circuits employ some form of a PLL. Fig t
2 Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page Properties of NRZ ata Most binary is transmitted in a nonreturn-to-zero (NRZ) format. NRZ is compared with return-to-zero (RZ) below. NRZ ata T b RZ ata Fig The NRZ format has a duration of T b for each bit period. The bit rate, r b = 1/T b in bits/sec. The bandwidth of RZ > bandwidth of NRZ Maximum bandwidth of NRZ is determined by a square wave of period 2T b. n general, NRZ is treated as a random waveform with certain known statistical properties. Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page The Challenge of Clock Recovery 1.) The may exhibit long sequences of ONEs or ZEROs requiring the CRC to remember the bit rate during such an interval. The CRC must not only continue to produce the clock, but do so without drift or variation in the clock frequency. 2.) The spectrum of the NRZ has nulls at frequencies which are integer multiples of the bit rate. For example, if r b = 1Gb/s, the spectrum has no energy at 1GHz. 1ns 2ns 1ns Fig MHz square wave with all even-order harmonics absent
3 Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page NRZ ata Spectrum The autocorrelation function of a random binary sequence can be written as R x (τ) = 1 - τ T b, τ < T b = 0, τ = T b From this, the power spectral density of a random binary sequence is written as, sin(ωt b /2) P x (ω) = T b ωt b /2 which is illustrated as, P x (ω) 2 0 2π T b 4π T b 6π T b ω 8π T b Fig S.K.Shanmugam, igital and nalog Communication Systems, New York: Wiley &Sons, Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page Edge etection CRC circuits require the ability to detect both the positive and negative transitions of the incoming as illustrated below, NRZ ata Edge etection Methods of edge detection: 1.) EXOR gate with a delay on one input. Fig in 2.) differentiator followed by a full-wave rectifier. out Fig in d dt Out n out Fig
4 Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page Edge etection and Sampling of NRZ ata - Continued 3.) Use a flipflop that operates on both the rising and falling edges. This technique takes advantage of the fact that in a phase-locked CRC, the edge-detected is multiplied by the output of a VCO as shown. n effect, the transition impulses sample points on the VCO output. a.) Master-slave flipflop consisting of two latches. in CLK in Latch Edge etector X VCO out Fig Latch out CLK X VCO Fig b.) ouble-edge-triggered flipflop. CLK Latch in X VCO MUX out CLK Latch Fig Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page CLOCK RECOVERY RCHTECTURES N SSUES Clock Recovery rchitectures From the previous considerations, we see that clock recovery consists of two basic functions: 1.) Edge detection 2.) Generation of a periodic output that settles to the input rate but has negligible drift when some transitions are absent. Conceptual illustration of these functions: in Edge etector High- Oscillator out Fig n essence, the high- oscillator is synchronized with the input transitions and oscillates freely in their absence. Synchronization is achieved by means of phase locking.
5 Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page Phase Locked Clock Recovery Circuit Circuit: in Edge etector LPF VCO CLK Fig Operation: 1.) ssume the input is periodic with a frequency of 1/T b (Hz). 2.) The edge detector doubles the frequency causing the PLL to lock to 2/T b (Hz). 3.) f a number of transitions are absent, the output of the multiplier is zero and the control voltage applied to the VCO begins to decay causing the oscillator to drift from 1/T b (Hz). 4.) To minimize the drift due to the lack of transitions, τ LPF >> Maximum allowable interval between consecutive transitions. 5.) The result is a small loop bandwidth and a narrow capture range. Fortunately, most communication systems guarantee an upper bound of the allowable interval between consecutive transitions by encoding the. Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page Frequency ided cquisition Frequency acquisition can be accomplished with and without an external reference. f an external reference clock is available, frequency acquisition can be done with a secondary PLL loop having a PF. Frequency acquisition with Frequency acquisition with a an external reference: frequency detector: Phase etector Charge Pump1 Phase etector Charge Pump1 N VCO Loop Filter _clk _clk VCO Loop Filter ref clk Phase/ Freq. etector Charge Pump2 Freq. etector Charge Pump2 f no reference clock is available, a frequency detector has to be used which requires and clocks and for typical implementations, the VCO frequency cannot be off more that about 25% of the rate.
6 Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page PHSE ETECTORS FOR RNOM T Linear Phase etectors up This type of detector is represented by the Hogge detector. B clk Clock rising edge is at center: Clock is 0.5 period ahead of center. clk clk B B up up C. R. Hogge, EEE J. Lightwave Technology, pp , Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page Linear Phase etector Continued Transfer characteristics of the Hogge phase detector: Normalized average up/ output density - π 0 + π density Phase error Linear gain characteristics Phase detector gain is 0.5 for transition density Small jitter generation due to P Suffers from bandwidth limitations Have static phase offset due to mismatch
7 Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page Binary Phase etectors This type of phase detector is represented by the lexander type of phase detector. clk B Normalized average up/ output C Phase error up Clock is ahead Clock is behind B C B C Binary Phase etector Truth-Table BC ecision Output 000 Tri-state Clock is ahead own 010 Error Clock is behind Up 100 Clock is behind Up 101 Error Clock is ahead own 111 Tri-state High phase detector gain Causes higher output jitter compared to linear phase detectors Static phase offset set by sampling aperture errors Widely used in digital PLL and LL s J..H. lexander, EE Electronics Letters, pp , Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page Binary Phase etectors Continued Meghelli Phase etector retimed Normalized average up/ output +1 clk 0 Phase error up/ -1 Clock lagging : clk retimed up / Similar to the lexander phase detector Simpler implementation clk retimed up / Clock leading : M. Meghelli, et. al. SSCC 2000, pp
8 Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page FREUENCY ETECTORS FOR RNOM T Rotational Frequency etectors Block diagram (Richman) -clk E-FF E-FF C up +1 Normalized frequncy detector gain -clk B E-FF E-FF Timing diagram example: (VCO clock is faster than the rate) _clk _clk B up f 2 frequency error f Pull in range: ±25% of rate Prone to false locking in presence of jitter and/or short pattern B changing from 00 to 01 OWN pulse, B changing from 10 to 00 UP pulse f 4 3f 8 f f 8 f 4 3f 8. Richman, Proc. of RE, pp , Jan Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page Phasor iagramexamples of Rotational Frequency etectors Phasor diagrams for a 0101 pattern: f VCO = x rate f VCO = x rate f VCO = x rate f VCO = x rate f VCO = x rate f the VCO frequency is off more than 50%, the frequency is in the wrong direction. f c 3f c f c 4 2 f c Normalized frequncy detector gain f c 4 f c 2 3f c 4 frequency f c error -1
9 Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page Rotational Frequency etectors Continued simpler implementation of the Richman frequency detector (Pottbacker). The samples the clock. E-FF -clk 1 2 -clk E-FF F 3 up / Logic Table of Pottbacker s Frequency etector X 1 0 Rising 0-1 Falling 0 +1 Very similar characteristics to that of Richman s frequency detector, however, the implementation is simpler. Pull-in range: ±25% of rate Prone to false locking in the presence of jitter and/or short patterns. Pottbacker, et. al., EEE JSSC, pp , ec Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page CR RCHTECTURES Clock Recovery Spectral Line, Early-Late Enam, bidi 1992 nterleaved decision circuit in nterleaved ecision Circuit out Output- V Output+ 2 ε F(s) VCO ±CLK Half-rate Clock ata ata ata ata ata Phase etector f = B T n-phase (f = 0.5B T ) uadrature (f = 0.5B T ) Fig Comments: Good example of CMOS solution to practical clock recovery circuits Circuit can be analyzed as spectral line or as early-late. clock clock ata clock Fig clock clock
10 Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page Clock Recovery - uadricorrelator nalog version has three loops sharing the same VCO. LPF sin (ω 1 -ω 2 )t M NRZ ata Edge etector sin ω 1 t cos ω 2 t sin ω 2 t Loop VCO Loop (ω 1 -ω 2 ) P LPF Loop Fig Edge detector plus three loops- Loops and perform frequency detection Loop performs phase detection Operation: The signal at P is (ω 1 -ω 2 ) cos 2 (ω 1 -ω 2 ) VCO is driven by sin(ω 1 -ω 2 )t + (ω 1 -ω 2 ) Loops and drive the VCO to lock when ω 1 ω 2. s ω 1 -ω 2 approaches zero, Loop begins to generate an asymmetrical signal at node M assisting the lock process. Finally, when ω 1 ω 2, the dc feedback signal produced by Loops and approaches zero and Loop dominates, locking the VCO output to the input. LPF cos (ω 1 -ω 2 )t d dt Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page uadricorrelator Continued The use of frequency detection in the quadricorrelator makes the capture range independent of the locked loop bandwidth, allowing a small cutoff frequency in the LPF of Loop so as to minimize the VCO drift between transitions. Because Loops and can respond to noise and spurious components, it is desirable to disable these loops once phase lock has been attained. Since the combination of an edge detector and a mixer can be replaced with a doubleedge triggered flipflop, the quadricorrelator can be implemented in a digital form as shown below. NRZ CLK ata Edge 0 etector 90 CLK Fig VCO LPF CLK ll flipflops are double-edge-triggered
11 Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page JTTER N CR CRCUTS Jitter nfluence on Clock Recovery Types of jitter: Long term jitter deal Reference Oscillator Output Τ - iverges for a free-runnng oscillator - Meaningful only in a phase-locked system - epends on PLL dynamics Cycle-to-cycle jitter T Fig Τ T+ T 1 T+ T 2 T+ T 3 T+ T 4 Fig Of great interest in many timing applications - Mostly due to the oscillator - Usually too fast for the PLL to correct Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page Jitter ue to evice Noise 1/f noise: 1/f noise is inversely proportional to frequency and causes the frequency to change very slowly. Easily suppressed by a wide PLL bandwidth. eni 2 B = fw i L i (V2/Hz) and ini 2 = 2BK i fl i 2 (2/Hz) where KF B = 2CoxK Thermal noise: Thermal noise is assumed to be white and is modeled in MOSFETs as, eni 2 8kT 3g m (V 2 /Hz) and ini 2 8kTg m 3 ( 2 /Hz) The relationship between phase noise and cycle-to-cycle jitter is, T 2 (rms) 4π ω 3 Sφ(ω) (ω-ω o ) 2 o (Razavi: EEE Trans. on Circuits and Systems, Part, Jan. 99)
12 Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page Sources of Jitter nput jitter in P LPF VCO f osc VCO jitter due to device noise Fig φ VCO in P LPF VCO f osc VCO jitter due to ripple on control line in P LPF VCO Fig f osc Fig njection pulling of the VCO by the in CLK out Substrate and supply noise VCO Fig Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page Substrate and Supply Noise How o Carriers Get njected into the Substrate? 1.) Hot carriers (substrate current) 2.) Electrostatic coupling (across depletion regions and other dielectrics) 3.) Electromagnetic coupling (parallel conductors) Why is this a Problem? With decreasing channel lengths, more circuitry is being integrated on the same substrate. The result is that noisy circuits (circuits with rapid transitions) are beginning to adversely influence sensitive circuits (such as analog circuits). Present Solution: Keep circuit separate by using multiple substrates and put the multiple substrates in the same package.
13 Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page Hot Carrier njection in CMOS Technology without an Epitaxial Region Noisy Circuits V V (nalog) uiet Circuits R L V GS Substrate Noise V (nalog) v ; in v V(igital) ; out igital Ground p+ n- well n+ n+ ;; p+ p + n+ Hot "C ground" Carrier ;; Put substrate connections as close to the noise source as possible n+ channel stop (1 Ω-cm) "C ground" p+ channel stop (1Ω-cm) V R L GS nalog Ground n+ ;p+ n+ Back-gating due to a i momentary change in reverse bias i i p- substrate (10 Ω-cm) V GS v GS oped p oped p ntrinsic oping oped n oped n Metal Fig. S-01 Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page Hot Carrier njection in CMOS Technology with an Epitaxial Region Noisy Circuits V V (nalog) uiet Circuits R L V GS Substrate Noise V (nalog) v ; in v V(igital) ; out igital Ground p+ n- well Put substrate connections Carrier as close to the noise source as possible n+ n+ ;; p+ p + n+ "C ground" Hot ;; p - epitaxial layer (15 Ω-cm) "C ground" V R L GS nalog Ground n+ ;p+ n+ Reduced back gating due to smaller resistance p+ substrate (0.05 Ω-cm) oped p oped p ntrinsic oping oped n oped n Metal Fig. S-02
14 Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page Computer Model for Substrate nterference Using SPCE Primitives Noise njection Model: V V igital Ground V(igital) v ; in p+ n+ n+ ;; p+ p + n+ ;; ;n- Hot well Hot Carrier Coupling Carrier Coupling Coupling ;; p- substrate oped p oped p ntrinsic oping oped n oped n Metal C s3 L 1 C s1 n- well Rs1 R s2 C s4 C s2 C s5 R s3 L 2 L 3 Fig. S-06 Substrate C s1 = Capacitance between n-well and substrate C s2, C s3 and C s4 = Capacitances between interconnect lines (including bond pads) and substrate C s5 = ll capacitance between the substrate and ac ground R s1, R s2 and R s3 = Bulk resistances in n-well and substrate L 1, L 2 and L 3 = nductance of the bond wires and package leads Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page Computer Model for Substrate nterference Using SPCE Primitives Noise etection Model: V (nalog) R L V GS Substrate Noise V (nalog) V V GS ;p+ n+ n+ R L nalog Ground V GS Substrate L 6 C s6 R L L 4 R s4 C L C s7 C s5 L 5 p- substrate C s5, C s6 and C s7 = Capacitances between interconnect lines (including bond pads) and substrate R s4 = Bulk resistance in the substrate L 4, L 5 and L 6 = nductance of the bond wires and package leads oped p oped p ntrinsic oping oped n oped n Metal Fig. S-07
15 Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page Other Sources of Substrate njection (We do it to ourselves and can t blame the digital circuits.) Substrate BJT nductor Collector Base Emitter Collector ;; n+ p+ n+ n+ p- well oped p oped p ntrinsic oping oped n oped n Metal Fig. S-04 lso, there is coupling from power supplies and clock lines to other adjacent signal lines. Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page What is a Good Ground? On-chip, it is a region with very low bulk resistance. t is best accomplished by connecting metal to the region at as many points as possible. Off-chip, it is all determined by the connections or bond wires. The inductance of the bond wires is large enough to create significant ground potential changes for fast current transients. v = L di dt Use multiple bonding wires to reduce the ground noise caused by inductance Settling Time to within 0.5mV (ns) Peak-to-Peak Noise (mv) Number of Substrate Contact Package Pins Fig. S-08 Fast changing signals have part of their path (circuit through ground and power supplies. Therefore bypass the off-chip power supplies to ground as close to the chip as possible. V in t = 0 C1 - + C 2 V out V V SS Fig. S-05
16 Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page Summary of Substrate nterference Methods to reduce substrate noise 1.) Physical separation 2.) Guard rings placed close to the sensitive circuits with dedicated package pins. 3.) Reduce the inductance in power supply and ground leads (best method) 4.) Connect regions of constant potential (wells and substrate) to metal with as many contacts as possible. Noise nsensitive Circuit esign Techniques 1.) esign for a high power supply rejection ratio (PSRR) 2.) Use multiple devices spatially distinct and average the signal and noise. 3.) Use quiet digital logic (power supply current remains constant) 4.) Use differential signal processing techniques. Some references 1.).K. Su, M.J. Loinaz, S. Masui and B.. Wooley, Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal C s, J. of Solid-State Circuits, vol. 28, No. 4, pril 1993, pp ) K.M. Fukuda, T. nbo, T. Tsukada, T. Matsuura and M. Hotta, Voltage-Comparator-Based Measurement of Equivalently Sampled Substrate Noise Waveforms in Mixed-Signal Cs, J. of Solid-State Circuits, vol. 31, No. 5, May 1996, pp ) X. ragones, J. Gonzalez and. Rubio, nalysis and Solutions for Switching Noise Coupling in Mixed- Signal Cs, Kluwer cadmic Publishers, Boston, M, Lecture 200 Clock and ata Recovery Circuits - (6/26/03) Page (To be continued)
Lecture 150 Clock and Data Recovery Circuits (09/03/03) Page 150-1
Lecture 150 Clock and ata Recovery Circuits (09/03/03) Page 150-1 LECTURE 150 CLOCK N T RECOVERY CRCUTS NTROUCTON Objective The objective of this presentation is: 1.) Understand the applications of PLLs
More informationA 3.2Gb/s Clock and Data Recovery Circuit Without Reference Clock for a High-Speed Serial Data Link
A 3.2Gb/s Clock and Data Recovery Circuit Without Reference Clock for a High-Speed Serial Data Link Kang jik Kim, Ki sang Jeong, Seong ik Cho The Department of Electronics Engineering Chonbuk National
More informationISSCC 2003 / SESSION 13 / 40Gb/s COMMUNICATION ICS / PAPER 13.7
ISSCC 2003 / SESSION 13 / 40Gb/s COMMUNICATION ICS / PAPER 13.7 13.7 A 40Gb/s Clock and Data Recovery Circuit in 0.18µm CMOS Technology Jri Lee, Behzad Razavi University of California, Los Angeles, CA
More informationLoop Bandwidth and Clock Data Recovery (CDR) in Oscilloscope Measurements. Application Note 1304-6
Loop Bandwidth and Clock Data Recovery (CDR) in Oscilloscope Measurements Application Note 1304-6 Abstract Time domain measurements are only as accurate as the trigger signal used to acquire them. Often
More informationIN RECENT YEARS, the increase of data transmission over
1356 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 8, AUGUST 2004 A 3.125-Gb/s Clock and Data Recovery Circuit for the 10-Gbase-LX4 Ethernet Rong-Jyi Yang, Student Member, IEEE, Shang-Ping Chen, and
More informationClocking. Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 Clocks 1
ing Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 s 1 Why s and Storage Elements? Inputs Combinational Logic Outputs Want to reuse combinational logic from cycle to cycle 6.884 - Spring 2005 2/18/05
More informationAlpha CPU and Clock Design Evolution
Alpha CPU and Clock Design Evolution This lecture uses two papers that discuss the evolution of the Alpha CPU and clocking strategy over three CPU generations Gronowski, Paul E., et.al., High Performance
More informationPhase-Locked Loop Based Clock Generators
Phase-Locked Loop Based Clock Generators INTRODUCTION As system clock frequencies reach 100 MHz and beyond maintaining control over clock becomes very important In addition to generating the various clocks
More informationNRZ Bandwidth - HF Cutoff vs. SNR
Application Note: HFAN-09.0. Rev.2; 04/08 NRZ Bandwidth - HF Cutoff vs. SNR Functional Diagrams Pin Configurations appear at end of data sheet. Functional Diagrams continued at end of data sheet. UCSP
More informationCLOCK AND DATA RECOVERY CIRCUITS RUIYUAN ZHANG
CLOCK AND DATA RECOVERY CIRCUITS By RUIYUAN ZHANG A dissertation submitted in partial fulfillment of the requirements for the degree of DOCTER OF PHILOSOPHY WASHINGTON STATE UNIVERSITY School of Electrical
More informationA 1.62/2.7/5.4 Gbps Clock and Data Recovery Circuit for DisplayPort 1.2 with a single VCO
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.13, NO.3, JUNE, 2013 http://dx.doi.org/10.5573/jsts.2013.13.3.185 A 1.62/2.7/5.4 Clock and Data Recovery Circuit for DisplayPort 1.2 with a single VCO
More informationChapter 6 PLL and Clock Generator
Chapter 6 PLL and Clock Generator The DSP56300 core features a Phase Locked Loop (PLL) clock generator in its central processing module. The PLL allows the processor to operate at a high internal clock
More informationAbstract. Cycle Domain Simulator for Phase-Locked Loops
Abstract Cycle Domain Simulator for Phase-Locked Loops Norman James December 1999 As computers become faster and more complex, clock synthesis becomes critical. Due to the relatively slower bus clocks
More informationAnalysis and Design of Robust Multi-Gb/s Clock and Data Recovery Circuits
Analysis and Design of Robust Multi-Gb/s Clock and Data Recovery Circuits by David J. Rennie A thesis presented to the University of Waterloo in fulfillment of the thesis requirement for the degree of
More informationClock Recovery in Serial-Data Systems Ransom Stephens, Ph.D.
Clock Recovery in Serial-Data Systems Ransom Stephens, Ph.D. Abstract: The definition of a bit period, or unit interval, is much more complicated than it looks. If it were just the reciprocal of the data
More informationTiming Errors and Jitter
Timing Errors and Jitter Background Mike Story In a sampled (digital) system, samples have to be accurate in level and time. The digital system uses the two bits of information the signal was this big
More informationRong-Jyi YANG, Nonmember and Shen-Iuan LIU a), Member
1726 PAPER Special Section on Papers Selected from AP-ASIC 2004 A Fully Integrated 1.7 3.125 Gbps Clock and Data Recovery Circuit Using a Gated Frequency Detector Rong-Jyi YANG, Nonmember and Shen-Iuan
More informationOptimizing VCO PLL Evaluations & PLL Synthesizer Designs
Optimizing VCO PLL Evaluations & PLL Synthesizer Designs Today s mobile communications systems demand higher communication quality, higher data rates, higher operation, and more channels per unit bandwidth.
More informationIntroduction to Receivers
Introduction to Receivers Purpose: translate RF signals to baseband Shift frequency Amplify Filter Demodulate Why is this a challenge? Interference (selectivity, images and distortion) Large dynamic range
More informationClocks Basics in 10 Minutes or Less. Edgar Pineda Field Applications Engineer Arrow Components Mexico
Clocks Basics in 10 Minutes or Less Edgar Pineda Field Applications Engineer Arrow Components Mexico Presentation Overview Introduction to Clocks Clock Functions Clock Parameters Common Applications Summary
More informationDS2187 Receive Line Interface
Receive Line Interface www.dalsemi.com FEATURES Line interface for T1 (1.544 MHz) and CEPT (2.048 MHz) primary rate networks Extracts clock and data from twisted pair or coax Meets requirements of PUB
More informationDigital to Analog Converter. Raghu Tumati
Digital to Analog Converter Raghu Tumati May 11, 2006 Contents 1) Introduction............................... 3 2) DAC types................................... 4 3) DAC Presented.............................
More informationA CMOS Clock Recovery Circuit for 2.5-Gb/s NRZ Data
432 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 3, MARCH 2001 A CMOS Clock Recovery Circuit for 2.5-Gb/s NRZ Data Seema Butala Anand and Behzad Razavi, Member, IEEE Abstract This paper describes
More informationA 10-Gb/s CMOS Clock and Data Recovery Circuit with a Half-Rate Linear Phase Detector
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 5, MAY 2001 761 A 10-Gb/s CMOS Clock and Data Recovery Circuit with a Half-Rate Linear Phase Detector Jafar Savoj, Student Member, IEEE, and Behzad Razavi,
More informationVi, fi input. Vphi output VCO. Vosc, fosc. voltage-controlled oscillator
Experiment #4 CMOS 446 Phase-Locked Loop c 1997 Dragan Maksimovic Department of Electrical and Computer Engineering University of Colorado, Boulder The purpose of this lab assignment is to introduce operating
More informationTitle: Low EMI Spread Spectrum Clock Oscillators
Title: Low EMI oscillators Date: March 3, 24 TN No.: TN-2 Page 1 of 1 Background Title: Low EMI Spread Spectrum Clock Oscillators Traditional ways of dealing with EMI (Electronic Magnetic Interference)
More information1997 Mixed-Signal Products SLAA011B
Application Report 1997 Mixed-Signal Products SLAA011B Contents 1 Introduction................................................................................... 1 2 Theory of an Analog Phase-Locked Loop
More informationBURST-MODE communication relies on very fast acquisition
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 8, AUGUST 2005 437 Instantaneous Clockless Data Recovery and Demultiplexing Behnam Analui and Ali Hajimiri Abstract An alternative
More informationNTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential
More informationTopics of Chapter 5 Sequential Machines. Memory elements. Memory element terminology. Clock terminology
Topics of Chapter 5 Sequential Machines Memory elements Memory elements. Basics of sequential machines. Clocking issues. Two-phase clocking. Testing of combinational (Chapter 4) and sequential (Chapter
More informationISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.7
ISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.7 4.7 A 2.7 Gb/s CDMA-Interconnect Transceiver Chip Set with Multi-Level Signal Data Recovery for Re-configurable VLSI Systems
More informationUSB 3.0 CDR Model White Paper Revision 0.5
USB 3.0 CDR Model White Paper Revision 0.5 January 15, 2009 INTELLECTUAL PROPERTY DISCLAIMER THIS WHITE PAPER IS PROVIDED TO YOU AS IS WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY,
More informationDesign and Modelling of Clock and Data Recovery Integrated Circuit in 130 nm CMOS Technology for 10 Gb/s Serial Data Communications
Design and Modelling of Clock and Data Recovery Integrated Circuit in 130 nm CMOS Technology for 10 Gb/s Serial Data Communications A THESIS SUBMITTED TO THE DEPARTMENT OF ELECTRONICS AND ELECTRICAL ENGINEERING
More informationAN-756 APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106 Tel: 781/329-4700 Fax: 781/326-8703 www.analog.com
APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106 Tel: 781/329-4700 Fax: 781/326-8703 www.analog.com Sampled Systems and the Effects of Clock Phase Noise and Jitter by Brad Brannon
More informationLock - in Amplifier and Applications
Lock - in Amplifier and Applications What is a Lock in Amplifier? In a nut shell, what a lock-in amplifier does is measure the amplitude V o of a sinusoidal voltage, V in (t) = V o cos(ω o t) where ω o
More informationDuobinary Modulation For Optical Systems
Introduction Duobinary Modulation For Optical Systems Hari Shanar Inphi Corporation Optical systems by and large use NRZ modulation. While NRZ modulation is suitable for long haul systems in which the
More informationVCO Phase noise. Characterizing Phase Noise
VCO Phase noise Characterizing Phase Noise The term phase noise is widely used for describing short term random frequency fluctuations of a signal. Frequency stability is a measure of the degree to which
More informationHow PLL Performances Affect Wireless Systems
May 2010 Issue: Tutorial Phase Locked Loop Systems Design for Wireless Infrastructure Applications Use of linear models of phase noise analysis in a closed loop to predict the baseline performance of various
More informationVCO K 0 /S K 0 is tho slope of the oscillator frequency to voltage characteristic in rads per sec. per volt.
Phase locked loop fundamentals The basic form of a phase locked loop (PLL) consists of a voltage controlled oscillator (VCO), a phase detector (PD), and a filter. In its more general form (Figure 1), the
More informationFlip-Flops, Registers, Counters, and a Simple Processor
June 8, 22 5:56 vra235_ch7 Sheet number Page number 349 black chapter 7 Flip-Flops, Registers, Counters, and a Simple Processor 7. Ng f3, h7 h6 349 June 8, 22 5:56 vra235_ch7 Sheet number 2 Page number
More informationA 2 Gbps to 12 Gbps Wide-Range CDR with Automatic Frequency Band Selector
JOURNAL OF ELECTRONIC SCIENCE AND TECHNOLOGY, VOL. 10, NO. 1, MARCH 2012 67 A 2 Gbps to 12 Gbps Wide-Range CDR with Automatic Frequency Band Selector Chao-Ye Wen, Zhi-Ge Zou, Wei He, Jian-Ming Lei, and
More informationClock- and data-recovery IC with demultiplexer for a 2.5 Gb/s ATM physical layer controller
Downloaded from orbit.dtu.dk on: Jan 04, 2016 Clock and datarecovery IC with demultiplexer for a 2.5 Gb/s ATM physical layer controller Hansen, Flemming; Salama, C.A.T. Published in: Proceedings of the
More informationAnalog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED
Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED www.analog.com www.hittite.com THIS PAGE INTENTIONALLY LEFT BLANK v.113 Frequency Divider Operation
More informationBaseband delay line QUICK REFERENCE DATA
FEATURES Two comb filters, using the switched-capacitor technique, for one line delay time (64 µs) Adjustment-free application No crosstalk between SECAM colour carriers (diaphoty) Handles negative or
More informationHarmonics and Noise in Photovoltaic (PV) Inverter and the Mitigation Strategies
Soonwook Hong, Ph. D. Michael Zuercher Martinson Harmonics and Noise in Photovoltaic (PV) Inverter and the Mitigation Strategies 1. Introduction PV inverters use semiconductor devices to transform the
More informationContent Map For Career & Technology
Content Strand: Applied Academics CT-ET1-1 analysis of electronic A. Fractions and decimals B. Powers of 10 and engineering notation C. Formula based problem solutions D. Powers and roots E. Linear equations
More informationEvaluating AC Current Sensor Options for Power Delivery Systems
Evaluating AC Current Sensor Options for Power Delivery Systems State-of-the-art isolated ac current sensors based on CMOS technology can increase efficiency, performance and reliability compared to legacy
More informationApplication Note 58 Crystal Considerations with Dallas Real Time Clocks
www.dalsemi.com Application Note 58 Crystal Considerations with Dallas Real Time Clocks Dallas Semiconductor offers a variety of real time clocks (RTCs). The majority of these are available either as integrated
More informationSignal Integrity: Tips and Tricks
White Paper: Virtex-II, Virtex-4, Virtex-5, and Spartan-3 FPGAs R WP323 (v1.0) March 28, 2008 Signal Integrity: Tips and Tricks By: Austin Lesea Signal integrity (SI) engineering has become a necessary
More informationwww.jameco.com 1-800-831-4242
Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. LF411 Low Offset, Low Drift JFET Input Operational Amplifier General Description
More informationAn All-Digital Phase-Locked Loop with High Resolution for Local On-Chip Clock Synthesis
An All-Digital Phase-Locked Loop with High Resolution for Local On-Chip Clock Synthesis Oliver Schrape 1, Frank Winkler 2, Steffen Zeidler 1, Markus Petri 1, Eckhard Grass 1, Ulrich Jagdhold 1 International
More informationLatch Timing Parameters. Flip-flop Timing Parameters. Typical Clock System. Clocking Overhead
Clock - key to synchronous systems Topic 7 Clocking Strategies in VLSI Systems Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Clocks help the design of FSM where
More informationThe enable pin needs to be high for data to be fed to the outputs Q and Q bar.
of 7 -Type flip-flop (Toggle switch) The -type flip-flops are used in prescalar/divider circuits and frequency phase detectors. Figure shows how the flip-flop (latch) can be made using -input logic circuits
More informationA 40 Gb/s Clock and Data Recovery Module with Improved Phase-Locked Loop Circuits
A 40 Gb/s Clock and Data Recovery Module with Improved PhaseLocked Loop Circuits Hyun Park, Kang Wook Kim, SangKyu Lim, and Jesoo Ko A 40 Gb/s clock and data recovery (CDR) module for a fiberoptic receiver
More informationDiode Applications. by Kenneth A. Kuhn Sept. 1, 2008. This note illustrates some common applications of diodes.
by Kenneth A. Kuhn Sept. 1, 2008 This note illustrates some common applications of diodes. Power supply applications A common application for diodes is converting AC to DC. Although half-wave rectification
More informationAN-837 APPLICATION NOTE
APPLICATION NOTE One Technology Way P.O. Box 916 Norwood, MA 262-916, U.S.A. Tel: 781.329.47 Fax: 781.461.3113 www.analog.com DDS-Based Clock Jitter Performance vs. DAC Reconstruction Filter Performance
More informationThe Future of Multi-Clock Systems
NEL FREQUENCY CONTROLS, INC. 357 Beloit Street P.O. Box 457 Burlington,WI 53105-0457 Phone:262/763-3591 FAX:262/763-2881 Web Site: www.nelfc.com Internet: sales@nelfc.com The Future of Multi-Clock Systems
More informationLatches, the D Flip-Flop & Counter Design. ECE 152A Winter 2012
Latches, the D Flip-Flop & Counter Design ECE 52A Winter 22 Reading Assignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7. Basic Latch 7.2 Gated SR Latch 7.2. Gated SR
More informationLecture 3: Signaling and Clock Recovery. CSE 123: Computer Networks Stefan Savage
Lecture 3: Signaling and Clock Recovery CSE 123: Computer Networks Stefan Savage Last time Protocols and layering Application Presentation Session Transport Network Datalink Physical Application Transport
More informationDigital Signal Controller Based Automatic Transfer Switch
Digital Signal Controller Based Automatic Transfer Switch by Venkat Anant Senior Staff Applications Engineer Freescale Semiconductor, Inc. Abstract: An automatic transfer switch (ATS) enables backup generators,
More informationDATA SHEET. TDA8560Q 2 40 W/2 Ω stereo BTL car radio power amplifier with diagnostic facility INTEGRATED CIRCUITS. 1996 Jan 08
INTEGRATED CIRCUITS DATA SHEET power amplifier with diagnostic facility Supersedes data of March 1994 File under Integrated Circuits, IC01 1996 Jan 08 FEATURES Requires very few external components High
More informationDEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS
DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS U. Pogliano, B. Trinchera, G.C. Bosco and D. Serazio INRIM Istituto Nazionale di Ricerca Metrologica Torino (Italia)
More information6.976 High Speed Communication Circuits and Systems Lecture 1 Overview of Course
6.976 High Speed Communication Circuits and Systems Lecture 1 Overview of Course Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott Wireless Systems Direct conversion
More informationThe front end of the receiver performs the frequency translation, channel selection and amplification of the signal.
Many receivers must be capable of handling a very wide range of signal powers at the input while still producing the correct output. This must be done in the presence of noise and interference which occasionally
More informationOp-Amp Simulation EE/CS 5720/6720. Read Chapter 5 in Johns & Martin before you begin this assignment.
Op-Amp Simulation EE/CS 5720/6720 Read Chapter 5 in Johns & Martin before you begin this assignment. This assignment will take you through the simulation and basic characterization of a simple operational
More informationICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram
Quad PLL with VCXO Quick Turn Clock Description The ICS379 QTClock TM generates up to 9 high quality, high frequency clock outputs including a reference from a low frequency pullable crystal. It is designed
More informationAnalog vs. Digital Transmission
Analog vs. Digital Transmission Compare at two levels: 1. Data continuous (audio) vs. discrete (text) 2. Signaling continuously varying electromagnetic wave vs. sequence of voltage pulses. Also Transmission
More informationThe full wave rectifier consists of two diodes and a resister as shown in Figure
The Full-Wave Rectifier The full wave rectifier consists of two diodes and a resister as shown in Figure The transformer has a centre-tapped secondary winding. This secondary winding has a lead attached
More informationCHAPTER 16 MEMORY CIRCUITS
CHPTER 6 MEMORY CIRCUITS Chapter Outline 6. atches and Flip-Flops 6. Semiconductor Memories: Types and rchitectures 6.3 Random-ccess Memory RM Cells 6.4 Sense-mplifier and ddress Decoders 6.5 Read-Only
More informationICS650-44 SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS650-44 Description The ICS650-44 is a spread spectrum clock synthesizer intended for video projector and digital TV applications. It generates three copies of an EMI optimized 50 MHz clock
More informationDigital Transmission (Line Coding)
Digital Transmission (Line Coding) Pulse Transmission Source Multiplexer Line Coder Line Coding: Output of the multiplexer (TDM) is coded into electrical pulses or waveforms for the purpose of transmission
More informationPush-Pull FET Driver with Integrated Oscillator and Clock Output
19-3662; Rev 1; 5/7 Push-Pull FET Driver with Integrated Oscillator General Description The is a +4.5V to +15V push-pull, current-fed topology driver subsystem with an integrated oscillator for use in
More informationHow To Encode Data From A Signal To A Signal (Wired) To A Bitcode (Wired Or Coaxial)
Physical Layer Part 2 Data Encoding Techniques Networks: Data Encoding 1 Analog and Digital Transmissions Figure 2-23.The use of both analog and digital transmissions for a computer to computer call. Conversion
More informationSequential Logic: Clocks, Registers, etc.
ENEE 245: igital Circuits & Systems Lab Lab 2 : Clocks, Registers, etc. ENEE 245: igital Circuits and Systems Laboratory Lab 2 Objectives The objectives of this laboratory are the following: To design
More informationReading: HH Sections 4.11 4.13, 4.19 4.20 (pgs. 189-212, 222 224)
6 OP AMPS II 6 Op Amps II In the previous lab, you explored several applications of op amps. In this exercise, you will look at some of their limitations. You will also examine the op amp integrator and
More informationPhase Locked Loop (PLL) based Clock and Data Recovery Circuits (CDR) using Calibrated Delay Flip Flop
San Jose State University SJSU ScholarWorks Master's Theses Master's Theses and Graduate Research 2014 Phase Locked Loop (PLL) based Clock and Data Recovery Circuits (CDR) using Calibrated Delay Flip Flop
More informationPrecision Diode Rectifiers
by Kenneth A. Kuhn March 21, 2013 Precision half-wave rectifiers An operational amplifier can be used to linearize a non-linear function such as the transfer function of a semiconductor diode. The classic
More informationCAN Bus Transceivers Operate from 3.3V or 5V and Withstand ±60V Faults
CAN Bus Transceivers Operate from 3.3V or 5V and Withstand ±6 Faults Ciaran Brennan design features The LTC2875 is a robust CAN bus transceiver that features ±6 overvoltage and ±25kV ESD tolerance to reduce
More information155 Mb/s Fiber Optic Light to Logic Receivers for OC3/STM1
155 Mb/s Fiber Optic Light to Logic Receivers for OC3/STM1 Application Note 1125 RCV1551, RGR1551 Introduction This application note details the operation and usage of the RCV1551 and RGR1551 Light to
More informationEqualization/Compensation of Transmission Media. Channel (copper or fiber)
Equalization/Compensation of Transmission Media Channel (copper or fiber) 1 Optical Receiver Block Diagram O E TIA LA EQ CDR DMUX -18 dbm 10 µa 10 mv p-p 400 mv p-p 2 Copper Cable Model Copper Cable 4-foot
More informationINTERNATIONAL TELECOMMUNICATION UNION $!4! #/--5.)#!4)/. /6%2 4(% 4%,%0(/.%.%47/2+
INTERNATIONAL TELECOMMUNICATION UNION )454 6 TER TELECOMMUNICATION STANDARDIZATION SECTOR OF ITU $!4! #/--5.)#!4)/. /6%2 4(% 4%,%(/.%.%47/2+ ")43 %2 3%#/.$ -/$%- 34!.$!2$):%$ &/2 53% ). 4(% '%.%2!, 37)4#(%$
More informationT = 1 f. Phase. Measure of relative position in time within a single period of a signal For a periodic signal f(t), phase is fractional part t p
Data Transmission Concepts and terminology Transmission terminology Transmission from transmitter to receiver goes over some transmission medium using electromagnetic waves Guided media. Waves are guided
More informationLezione 6 Communications Blockset
Corso di Tecniche CAD per le Telecomunicazioni A.A. 2007-2008 Lezione 6 Communications Blockset Ing. Marco GALEAZZI 1 What Is Communications Blockset? Communications Blockset extends Simulink with a comprehensive
More informationComputer Aided Design of Home Medical Alert System
Computer Aided Design of Home Medical Alert System Submitted to The Engineering Honors Committee 119 Hitchcock Hall College of Engineering The Ohio State University Columbus, Ohio 43210 By Pei Chen Kan
More informationDigital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill
Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill Objectives: Analyze the operation of sequential logic circuits. Understand the operation of digital counters.
More informationA true low voltage class-ab current mirror
A true low voltage class-ab current mirror A. Torralba, 1a) R. G. Carvajal, 1 M. Jiménez, 1 F. Muñoz, 1 and J. Ramírez-Angulo 2 1 Departamento de Ingeniería Electrónica, Escuela Superior de Ingenieros,
More informationAnalysis of AC-DC Converter Based on Power Factor and THD
Website: www.ijetae.com (SSN 50-459, SO 900:008 Certified Journal, Volume 3, ssue, February 03) Analysis of AC-DC Converter Based on Power Factor and THD Shiney.S.Varghese, Sincy George Department of Electrical
More informationEE 42/100 Lecture 24: Latches and Flip Flops. Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 24 p. 1/20 EE 42/100 Lecture 24: Latches and Flip Flops ELECTRONICS Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad University of California,
More informationExperiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa
Experiment # 9 Clock generator circuits & Counters Eng. Waleed Y. Mousa 1. Objectives: 1. Understanding the principles and construction of Clock generator. 2. To be familiar with clock pulse generation
More informationCHAPTER 11: Flip Flops
CHAPTER 11: Flip Flops In this chapter, you will be building the part of the circuit that controls the command sequencing. The required circuit must operate the counter and the memory chip. When the teach
More informationApplication Note 58 Crystal Considerations for Dallas Real-Time Clocks
www.maxim-ic.com Application Note 58 Crystal Considerations for Dallas Real-Time Clocks OVERVIEW This application note describes crystal selection and layout techniques for connecting a 32,768Hz crystal
More informationClock Recovery Primer, Part 1. Primer
Clock Recovery Primer, Part 1 Primer Primer Table of Contents Abstract...3 Why is Clock Recovery Used?...3 How Does Clock Recovery Work?...3 PLL-Based Clock Recovery...4 Generic Phased Lock Loop Block
More information8-Bit Flash Microcontroller for Smart Cards. AT89SCXXXXA Summary. Features. Description. Complete datasheet available under NDA
Features Compatible with MCS-51 products On-chip Flash Program Memory Endurance: 1,000 Write/Erase Cycles On-chip EEPROM Data Memory Endurance: 100,000 Write/Erase Cycles 512 x 8-bit RAM ISO 7816 I/O Port
More information(12) (10) Patent N0.: US 6,614,314 B2 d Haene et al. 45 Date 0f Patent: Se. 2 2003 (54) NON-LINEAR PHASE DETECTOR FOREIGN PATENT DOCUMENTS
United States Patent US006614314B2 (12) (10) Patent N0.: US 6,614,314 B2 d Haene et al. 45 Date 0f Patent: Se. 2 2003 a (54) NON-LINEAR PHASE DETECTOR FOREIGN PATENT DOCUMENTS (75) Inventors: Wesley Calvin
More informationPCM Encoding and Decoding:
PCM Encoding and Decoding: Aim: Introduction to PCM encoding and decoding. Introduction: PCM Encoding: The input to the PCM ENCODER module is an analog message. This must be constrained to a defined bandwidth
More informationContinuous-Time Converter Architectures for Integrated Audio Processors: By Brian Trotter, Cirrus Logic, Inc. September 2008
Continuous-Time Converter Architectures for Integrated Audio Processors: By Brian Trotter, Cirrus Logic, Inc. September 2008 As consumer electronics devices continue to both decrease in size and increase
More informationDS2186. Transmit Line Interface FEATURES PIN ASSIGNMENT
DS2186 Transmit Line Interface FEATURES Line interface for T1 (1.544 MHz) and CEPT (2.048 MHz) primary rate networks PIN ASSIGNMENT TAIS 1 20 LCLK On chip transmit LBO (line build out) and line drivers
More informationEE 459/500 HDL Based Digital Design with Programmable Logic. Lecture 16 Timing and Clock Issues
EE 459/500 HDL Based Digital Design with Programmable Logic Lecture 16 Timing and Clock Issues 1 Overview Sequential system timing requirements Impact of clock skew on timing Impact of clock jitter on
More informationNote monitors controlled by analog signals CRT monitors are controlled by analog voltage. i. e. the level of analog signal delivered through the
DVI Interface The outline: The reasons for digital interface of a monitor the transfer from VGA to DVI. DVI v. analog interface. The principles of LCD control through DVI interface. The link between DVI
More information