Digital Signal Controller Based Automatic Transfer Switch
|
|
|
- Marcia Sparks
- 10 years ago
- Views:
Transcription
1 Digital Signal Controller Based Automatic Transfer Switch by Venkat Anant Senior Staff Applications Engineer Freescale Semiconductor, Inc. Abstract: An automatic transfer switch (ATS) enables backup generators, DC to AC inverters, redundant UPS or other AC power sources to be used for a single load. An ATS is recommended when no downtime from a power outage can be tolerated. Traditionally, an ATS used a hardware zero cross detector coupled with a microcontroller to achieve synchronization between power sources. While this approach works when the power is clean, the presence of noise and harmonics in the power sources can trigger spurious zero cross detection. This leads to improper synchronization resulting in a phase discontinuous transfer. The large loop currents that circulate can destroy not only the ATS but also expensive equipment. This paper will explore notch filtering and correlation based techniques and the merits of implementing it in low cost Digital Signal Controllers (DSC) that will enable seamless transfer between power sources. Such techniques were not possible to implement in low cost microcontrollers as they are not designed to execute numeric intensive algorithms. Furthermore, with DSCs a hardware zero cross detector is not required. A DSC based solution improves reliability, functionality, maintainability and fault tolerance while reducing system cost. I. INTRODUCTION It is well known that disturbances occur in power systems. These disturbances are due to various natural causes such as lightning as well as man made noise that manifest itself as high frequency noise, impulse noise and low frequency harmonics. These conditions affect the power distribution system that exists within buildings. Back up power is now used in critical applications across every industrial sector. With any kind of AC system that contains more than one power source, it becomes essential to have a scheme that enables a transition among the various power sources. In the past, manual transfer switches were used when the power went down to transfer power to another source. In some non-critical applications, this is acceptable. However, for critical applications, an ATS is essential. An ATS enables backup generators, DC to AC inverters, redundant UPS or other AC power sources to be used for a single load. An ATS is required when no downtime from a power outage can be tolerated. Even in non-critical applications, when transfer needs to be effected between power sources without operator intervention, an ATS is required. See Figure 1 for a functional diagram of an ATS.
2 Source 1 Source 2 (Primary, Normal) (Alternate, Emergency) e.g. Utility Power e.g. Generator Set, Inverter Electrical Load Figure 1: Automatic Transfer Switch II. PRACTICAL CONSIDERATIONS ATS systems are used to provide continuous power to the load by automatically transferring between two or more sources when the main source is down or out of tolerance. An ATS automatically disconnects the faulty source and connects the load to another source. Some practical considerations should be taken into account when ATS systems are used, such as [1]: Voltage: The voltage regulation of the alternate source should be within the permissible range. In case the alternate source is a generator, a voltage regulator unit is needed to automatically control the excitation of the generator, and hence the output voltage. In a DC to AC inverter, the voltage is controlled to match the requirements. Frequency: The frequency of the alternate source needs to be regulated. In a generator set, frequency is determined by the speed of the driving engine. Closed loop speed control is used to regulate the generator frequency to supply the load at the standard frequency. An inverter normally operates at a fixed output frequency (50 Hz or 60 Hz according to the standards). Synchronization: Before transferring power through the ATS, the sources need to be at the same voltage, phase sequence and phase shift. In typical ATS systems, synchronization between sources is achieved by monitoring the zero cross transitions. The circuitry typically includes a low pass filter that conditions the signal followed by a comparator circuit. The output of the comparator is fed to an input capture pin of a microcontroller. The software triggers an interrupt at edge transitions which indicates that the signal has gone through a zero crossing. By tracking the zero crossings, synchronization between the power sources is achieved. This technique works well when the sources deliver clean power. However, this is often not the case. As stated earlier, signals are corrupted with noise and harmonics. Harmonics come into play in cases when there is an electro-dynamic system (such as an elevator) in the vicinity of the ATS.
3 While the input low pass filter rejects noise, it cannot reject (low frequency) harmonics that are close to the fundamental frequency. This results in spurious zero cross detections. This problem is often handled by software that expects zero crossings at regular intervals. Any detection that falls outside a window of tolerance of that expectation is deemed spurious and rejected. By monitoring several zero crossings, and averaging the results, synchronization may be achieved. However, the presence of harmonics creates so many zero crossings that it is sometimes difficult to estimate the true zero crossings due to the fundamental frequency from the spurious zero crossings. Figure 2 shows a single cycle of a primary signal at 60 Hz with the first two harmonics at 120 Hz and 180 Hz. The signal is sampled at 3000 Hz. Figure 2: Example of a signal with harmonics As you can see, there are a number of zero crossings within a cycle. An estimate of synchronization based on zero crossing may result in a phase discontinuous transfer of the ATS. The large loop currents that result may destroy the ATS and expensive equipment. Furthermore, critical loads will be dropped. III. NOTCH FILTERING An accurate estimate of zero crossing has led to a lot of research in the field of zero crossing noise reduction [2]. The major approaches to the problem have at least one of the following undesired characteristics: Specialized low pass filter
4 Dedicated comparator circuitry Slow dynamic response Calculation time that represents a delay Phase shift of the primary signal It is desirable to have a solution that does not exhibit any of these shortcomings. Any specialized hardware solution increases the cost of the system. Moreover, adding a low pass filter introduces a phase shift of the primary signal. This phase shift needs to be compensated in an ad hoc manner which leads to a heuristic solution. Furthermore, the calculations need to be done without introducing any delay in the execution of the algorithm. A notch filter contains one or more deep notches or, ideally, perfect nulls in its frequency response characteristic. Notch filters are useful in many applications where specific frequency components must be eliminated. For example, instrumentation systems require that the power line frequency of 60 Hz and its harmonics be eliminated. In this application, we are interested in eliminating all signal components except the 60 Hz primary signal. To retrieve the primary signal embedded with the harmonics, a simple scheme as illustrated in Figure 3 can be used. Care must be taken that the primary signal does not go through any phase shift in the process. Primary Signal (Fundamental+Harmonics) + - Fundamental Notch Filter Harmonics Figure 3: Filtering Scheme To create a null in the frequency response of a filter at a frequency 0, we simply introduce a ± j 0 pair of complex-conjugate zeros on the unit circle at an angle 0 [3]. That is, z1,2 = e. Thus the system function for an FIR notch filter is simply jw0 1 jw0 1 H ( z) = b (1 e z )(1 e z ) = b0 (1 2cos 0 z + z ) Figure 4 shows the frequency response of an FIR notch filter having a null at = which corresponds to 60 Hz at a sampling frequency of 3000 Hz. A problem with the FIR notch filter is that the notch has a relatively large bandwidth, which means that other frequency components around the desired null are severely attenuated. Furthermore, higher frequencies are actually amplified. The phase response too is unacceptable. Referring to Figure 3 we note that only the primary component needs to be notched out. Also, all the other frequency components need to pass through without any change in magnitude and phase. To reduce the bandwidth of the null, a
5 longer FIR filter may be designed. However, this leads to increased computation and is not desirable. In addition, a longer FIR filter would not address the issue of phase response. Figure 4: FIR Frequency Response An attempt to improve the frequency response characteristic can be made by introducing poles in the system function. Suppose that we place a pair of complex-conjugate poles at ± j 0 p1,2 = re. The effect of the poles is to introduce a resonance in the vicinity of the null and thus to reduce the bandwidth of the notch. The system function for the resulting filter is 1 2 ( (1 2cos 0 z + z ) H z) = b0 1 2 (1 2r cos 2 0 z + r z ) The frequency response of the filter is plotted in Figure 5 for = and r = When compared with the frequency response of the FIR filter in Figure 4, we note that the effect of the poles is to reduce the bandwidth of the notch. All signals components, except the fundamental, will pass through the notch filter without any change to their magnitude or phase. This indeed is elegant as the output in Figure 3 will be the retrieved fundamental signal at 60 Hz, as desired. Figure 6 shows the results of running a harmonically corrupted input through the system described in Figure 3. A traditional zero cross detector will not be able to accurately estimate the true zero crossings due to the harmonics. However, with clean signals, the software can monitor sign changes in the filter output and synchronize the two power sources. It is important to note that the recovered signal is an almost exact replica of the original because of the frequency response of the notch filter. This effectively addresses the problem of phase shift of the primary
6 signal that was mentioned earlier. No ad hoc scheme to adjust for a phase delay due to a nonlinear phase response is required in this case. Figure 5: Notch Filter Frequency Response Figure 6: Filtered Signal
7 IV. CORRELATION BASED SYNCHRONIZATION In the previous section we highlighted how the zero cross issue is effectively dealt with by running the primary and alternate sources through a system as described in Figure 3. In practice, the alternate source is maintained at a slightly different frequency from the primary source. This is by design so that their phase relationship varies with time. If they were at the same frequency, their phase relationship would never vary and synchronization would never be possible. By tracking the software zero cross of the filtered signals, synchronization can be achieved. However, this is a bit complicated as software has to monitor the zero crosses from two signals and then decide on the synchronization point. A simple method to achieve synchronization is by correlating the two filtered signals. As noted before, the fundamental components have been retrieved after the filtering process. Since they are periodic in time, the correlation sequence will also be periodic. In fact, the period of the correlation sequence is equal to the beat frequency of the two signals. Figure 7 gives an illustration of the above property. The two primary signals are chosen as 60 Hz and 61 Hz respectively. The correlation waveform is periodic at 1 Hz because the signals come together every second. The zero crossings of this waveform correspond to 90 and 270 degrees out of phase, the minimum points represent 180 degrees out of phase and the maximum points represent the instances when the signals are in phase and synchronization is achieved. Monitoring the correlation sequence of the cleaned up signals is an easier way to achieve synchronization than monitoring several zero crossings of two signals. Figure 7: Primary and Alternate Source Synchronization
8 In practice, the primary and alternate source frequencies are closer together so synchronization occurs less frequently than 1 second. An advantage of having the signals closer together is that the sources are closer in phase for a longer time interval. This allows for the actual switching hardware to overcome inertia and make the transition. A 1 second beat frequency in the example is chosen merely to show several cycles where synchronization is possible. IV. DIGITAL SIGNAL CONTROLLER SOLUTION In an increasingly competitive market that is driven by cost and time-to-market, low-cost microcontrollers have been used in embedded systems. These processors were designed to control the entire system including all the supervisory tasks in addition to handling the user interface. With limited processing power, only simple control algorithms could be executed limiting their functionality. Digital Signal Processors (DSP) on the other hand are number crunching devices that were typically used in high end applications like telecommunications and audio/video processing that required a lot of processing in a short amount of time. However, they do not have the control capabilities of microcontrollers. ATS systems are typically designed with microcontrollers that have all the peripherals to handle the supervisory tasks. However, the numeric capability of such microcontrollers are lacking. The core is built with a single bus that carries the program and data from memory. Furthermore, a multiplier, if present, takes several cycles to execute. There is no support for parallel operation within an instruction. The compilers too do not support fractional arithmetic. For these kinds of reasons, only simple algorithms can be executed in a microcontroller based ATS. This is the reason why such a solution relies on external circuitry to reduce noise and to generate a zero cross signal, increasing cost while not being as reliable. A single chip that incorporates the advantages of microcontrollers and DSPs is clearly the preferred solution. A digital signal controller (DSC) is such a device that is designed for both efficient DSP and a variety of controller operations in a single chip. By combining the processing power of a DSP with the programming simplicity of a microcontroller, it can provide high speed, low-cost, and easy to design solutions. DSCs have taken away some of the market share that belonged to microcontrollers because they provide the best of both worlds. Let us take a brief look of a typical DSC offered by Freescale Semiconductor, Inc. to understand the type of architecture and system integration available [4]. See Figure 8. The core is based on a dual Harvard-style architecture consisting of three execution units operating in parallel, allowing as many as six operations per instruction cycle. The MCU-style programming model and optimized instruction set allow straightforward generation of efficient, compact DSP and control code. The instruction set is also highly efficient for C Compilers to enable rapid development of optimized control applications. In addition, a variety of peripherals is provided thereby enhancing performance, reducing applications cost and promoting ease of product development. The blocks in red show the available on chip and off-chip memory configuration options. On-chip flash enables true stand alone system development as there is no need for external memory to operate. The blocks in gold show the communication options available for inter-processor communication as well as
9 Program and Data Flash Program and Data RAM Boot Flash External Memory Interface JTAG/EOnCE SSI Voltage Regulators Host Interface System Clock Generator (OSC & PLL) Power Supervisor COP /Watchdog Interrupt Controller 56800/E Core I 2 C SCI SPI CAN PWM Time Of Day Quadrature Decoder Dedicated/Mu xgpio 12-Bit ADC 16-Bit Timers Figure 8: Freescale 56800/E Integrated Peripherals off-chip peripheral integration. The blocks in blue show general purpose peripherals typically found in microcontrollers. The blocks in green show dedicated resources required for safe operation as well as cost savings by not requiring external circuitry for system debugging, power supervision, voltage regulation, and system reset. Some benefits of the core include the following: Efficient 16-bit DSC engine with dual Harvard architecture Single cycle 16_16-bit parallel Multiplier-Accumulator (MAC) Four 36-bit accumulators, including extension bits Arithmetic and logic multi-bit shifter Hardware DO and REP loops Three internal address buses Four internal data buses Parallel instruction set with unique DSP addressing modes Instruction set supports both DSP and controller functions DSP and MCU functionality in a unified, C-efficient architecture MCU style addressing modes and instructions for compact code MCU style software stack support Architectural support for 8-, 16-, and 32-bit single-cycle data fetches JTAG/EOnCE debug programming interface Proven to deliver more control functionality with a smaller memory footprint than competing architectures
10 A DSC thus lends itself very well to an ATS application. With a high performance core and comprehensive set of peripherals you get a formidable solution. It not only simplifies the design while reducing power consumption and system costs, it also reduces the time-to-market which is critical in a competitive market. V. CONCLUSION A new technique that uses notch filtering and correlation based techniques has been proposed that will enable seamless transfer between two power sources using an ATS. A single chip Digital Signal Controller (DSC) that incorporates the advantages of microcontrollers and DSPs is also reviewed. By combining the processing power of a DSP with the programming simplicity of a microcontroller, it can provide high speed, low-cost, and easy to design solutions. The proposed techniques were not possible to be implemented in low cost microcontrollers as they are not designed to execute numeric intensive algorithms. Furthermore, with DSCs a hardware zero cross detector is not required. A DSC based ATS improves reliability, functionality, maintainability and fault tolerance while reducing system cost. REFERENCES [1] Ashour, H., Automatic Transfer Switch (ATS) using programmable logic controller (PLC), Mechatronics, 2004, Proceedings on the IEEE International Conference on ICM 04, June 2004, Pages: [2] Vainio, O., Noise Reduction in Zero Crossing Detection by Predictive Digital Filtering, IEEE Transactions on Industrial Electronics, Volume 42, Issue 1, Jan 1995, Pages: [3] Proakis, J. G., Manolakis D., Digital Signal Processing: Principles, Algorithms and Applications, Prentice Hall, 3 rd Edition, [4] DSP56800E 16-bit DSP Core Reference Manual.
Single Phase Two-Channel Interleaved PFC Operating in CrM Using the MC56F82xxx Family of Digital Signal Controllers
Freescale Semiconductor Application Note Document Number: AN4836 Rev. 1, 07/2014 Single Phase Two-Channel Interleaved PFC Operating in CrM Using the MC56F82xxx Family of Digital Signal Controllers by Freescale
Single Phase Two-Channel Interleaved PFC Operating in CrM
Freescale Semiconductor Application Note Document Number: AN4836 Rev. 0, 12/2013 Single Phase Two-Channel Interleaved PFC Operating in CrM Using the MC56F82xxx Family of Digital Signal Controllers by Freescale
PowerPC Microprocessor Clock Modes
nc. Freescale Semiconductor AN1269 (Freescale Order Number) 1/96 Application Note PowerPC Microprocessor Clock Modes The PowerPC microprocessors offer customers numerous clocking options. An internal phase-lock
Harmonics and Noise in Photovoltaic (PV) Inverter and the Mitigation Strategies
Soonwook Hong, Ph. D. Michael Zuercher Martinson Harmonics and Noise in Photovoltaic (PV) Inverter and the Mitigation Strategies 1. Introduction PV inverters use semiconductor devices to transform the
Note monitors controlled by analog signals CRT monitors are controlled by analog voltage. i. e. the level of analog signal delivered through the
DVI Interface The outline: The reasons for digital interface of a monitor the transfer from VGA to DVI. DVI v. analog interface. The principles of LCD control through DVI interface. The link between DVI
Chapter 13. PIC Family Microcontroller
Chapter 13 PIC Family Microcontroller Lesson 01 PIC Characteristics and Examples PIC microcontroller characteristics Power-on reset Brown out reset Simplified instruction set High speed execution Up to
Microcontroller for Variable Speed BLDC Fan Control System. T.C. Lun System Engineer, Freescale Semiconductor, Inc.
Microcontroller for Variable Speed BLDC Fan Control System T.C. Lun System Engineer, Freescale Semiconductor, Inc. 1 Introduction Portable, feature rich, high-performance and compact in size are typical
Open Architecture Design for GPS Applications Yves Théroux, BAE Systems Canada
Open Architecture Design for GPS Applications Yves Théroux, BAE Systems Canada BIOGRAPHY Yves Théroux, a Project Engineer with BAE Systems Canada (BSC) has eight years of experience in the design, qualification,
Chapter 6 PLL and Clock Generator
Chapter 6 PLL and Clock Generator The DSP56300 core features a Phase Locked Loop (PLL) clock generator in its central processing module. The PLL allows the processor to operate at a high internal clock
POCKET SCOPE 2. The idea 2. Design criteria 3
POCKET SCOPE 2 The idea 2 Design criteria 3 Microcontroller requirements 3 The microcontroller must have speed. 3 The microcontroller must have RAM. 3 The microcontroller must have secure Flash. 3 The
Implementing a Digital Answering Machine with a High-Speed 8-Bit Microcontroller
Implementing a Digital Answering Machine with a High-Speed 8-Bit Microcontroller Zafar Ullah Senior Application Engineer Scenix Semiconductor Inc. Leo Petropoulos Application Manager Invox TEchnology 1.0
DAC Digital To Analog Converter
DAC Digital To Analog Converter DAC Digital To Analog Converter Highlights XMC4000 provides two digital to analog converters. Each can output one analog value. Additional multiple analog waves can be generated
Transformerless UPS systems and the 9900 By: John Steele, EIT Engineering Manager
Transformerless UPS systems and the 9900 By: John Steele, EIT Engineering Manager Introduction There is a growing trend in the UPS industry to create a highly efficient, more lightweight and smaller UPS
Loop Bandwidth and Clock Data Recovery (CDR) in Oscilloscope Measurements. Application Note 1304-6
Loop Bandwidth and Clock Data Recovery (CDR) in Oscilloscope Measurements Application Note 1304-6 Abstract Time domain measurements are only as accurate as the trigger signal used to acquire them. Often
AC/DC Power Supply Reference Design. Advanced SMPS Applications using the dspic DSC SMPS Family
AC/DC Power Supply Reference Design Advanced SMPS Applications using the dspic DSC SMPS Family dspic30f SMPS Family Excellent for Digital Power Conversion Internal hi-res PWM Internal high speed ADC Internal
PLL frequency synthesizer
ANALOG & TELECOMMUNICATION ELECTRONICS LABORATORY EXERCISE 4 Lab 4: PLL frequency synthesizer 1.1 Goal The goals of this lab exercise are: - Verify the behavior of a and of a complete PLL - Find capture
Atmel Norway 2005. XMEGA Introduction
Atmel Norway 005 XMEGA Introduction XMEGA XMEGA targets Leadership on Peripheral Performance Leadership in Low Power Consumption Extending AVR market reach XMEGA AVR family 44-100 pin packages 16K 51K
Microtronics technologies Mobile: 99707 90092
For more Project details visit: http://www.projectsof8051.com/rfid-based-attendance-management-system/ Code Project Title 1500 RFid Based Attendance System Synopsis for RFid Based Attendance System 1.
1+1 PROTECTION WITHOUT RELAYS USING IDT82V2044/48/48L & IDT82V2054/58/58L HITLESS PROTECTION SWITCHING
1+1 PROTECTION WITHOUT RELAYS USING IDT82V2044/48/48L & IDT82V2054/58/58L APPLICATION NOTE AN-357 1.0 INTRODUCTION In today's highly competitive market, high quality of service, QOS, and reliability is
Welcome to the tutorial for the MPLAB Starter Kit for dspic DSCs
Welcome to the tutorial for the MPLAB Starter Kit for dspic DSCs Welcome to this tutorial on Microchip s MPLAB Starter Kit for dspic Digital Signal Controllers, or DSCs. The starter kit is an all-in-one
UNINTERRUPTIBLE POWER SUPPLIES >9900AUPS UNINTERRUPTIBLE POWER SUPPLIES
UNINTERRUPTIBLE POWER SUPPLIES 9900A >9900AUPS UNINTERRUPTIBLE POWER SUPPLIES 9900A The 9900A UPS system uses the most advanced IGBT in both the converter and inverter with Digital Signal Processor (DSP)
Am186ER/Am188ER AMD Continues 16-bit Innovation
Am186ER/Am188ER AMD Continues 16-bit Innovation 386-Class Performance, Enhanced System Integration, and Built-in SRAM Problem with External RAM All embedded systems require RAM Low density SRAM moving
Inverter for the Solar Panel using an MC56F8023. Designer Reference Manual
Inverter for the Solar Panel using an MC56F8023 Designer Reference Manual Document Number: DRM126 Rev. 0, 9/2011 2 Freescale Semiconductor, Inc. Contents Section Number Title Page Chapter 1 Introduction
Understanding CIC Compensation Filters
Understanding CIC Compensation Filters April 2007, ver. 1.0 Application Note 455 Introduction f The cascaded integrator-comb (CIC) filter is a class of hardware-efficient linear phase finite impulse response
Improvements of Reliability of Micro Hydro Power Plants in Sri Lanka
Improvements of Reliability of Micro Hydro Power Plants in Sri Lanka S S B Udugampala, V Vijayarajah, N T L W Vithanawasam, W M S C Weerasinghe, Supervised by: Eng J Karunanayake, Dr. K T M U Hemapala
PROJECT PRESENTATION ON CELLPHONE OPERATED ROBOTIC ASSISTANT
PROJECT PRESENTATION ON CELLPHONE OPERATED ROBOTIC ASSISTANT ELECTRONICS ENGINEERING DEPARTMENT SVNIT, SURAT-395007, INDIA Prepared by: Anurag Gupta (U05EC401) Dhrumeel Bakshi (U05EC326) Dileep Dhakal
Lecture N -1- PHYS 3330. Microcontrollers
Lecture N -1- PHYS 3330 Microcontrollers If you need more than a handful of logic gates to accomplish the task at hand, you likely should use a microcontroller instead of discrete logic gates 1. Microcontrollers
ES_LPC4357/53/37/33. Errata sheet LPC4357/53/37/33. Document information
Rev. 1.1 8 August 2012 Errata sheet Document information Info Keywords Abstract Content LPC4357FET256; LPC4357FET180; LPC4357FBD208; LPC4353FET256; LPC4353FET180; LPC4353FBD208; LPC4337FET256; LPC4337FET180;
DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS
DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS U. Pogliano, B. Trinchera, G.C. Bosco and D. Serazio INRIM Istituto Nazionale di Ricerca Metrologica Torino (Italia)
MICROPROCESSOR. Exclusive for IACE Students www.iace.co.in iacehyd.blogspot.in Ph: 9700077455/422 Page 1
MICROPROCESSOR A microprocessor incorporates the functions of a computer s central processing unit (CPU) on a single Integrated (IC), or at most a few integrated circuit. It is a multipurpose, programmable
Flash Corruption: Software Bug or Supply Voltage Fault?
: Software Bug or Supply Voltage Fault? Shyam Chandra, Lattice Semiconductor Answer: Both! Flash memory is commonly used to store firmware in embedded systems. Occasionally, the firmware stored in the
Continuous-Time Converter Architectures for Integrated Audio Processors: By Brian Trotter, Cirrus Logic, Inc. September 2008
Continuous-Time Converter Architectures for Integrated Audio Processors: By Brian Trotter, Cirrus Logic, Inc. September 2008 As consumer electronics devices continue to both decrease in size and increase
8-Bit Flash Microcontroller for Smart Cards. AT89SCXXXXA Summary. Features. Description. Complete datasheet available under NDA
Features Compatible with MCS-51 products On-chip Flash Program Memory Endurance: 1,000 Write/Erase Cycles On-chip EEPROM Data Memory Endurance: 100,000 Write/Erase Cycles 512 x 8-bit RAM ISO 7816 I/O Port
Display Message on Notice Board using GSM
Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 3, Number 7 (2013), pp. 827-832 Research India Publications http://www.ripublication.com/aeee.htm Display Message on Notice Board
STM32 F-2 series High-performance Cortex-M3 MCUs
STM32 F-2 series High-performance Cortex-M3 MCUs STMicroelectronics 32-bit microcontrollers, 120 MHz/150 DMIPS with ART Accelerator TM and advanced peripherals www.st.com/mcu STM32 F-2 series The STM32
The Heartbeat behind Portable Medical Devices: Ultra-Low-Power Mixed-Signal Microcontrollers
The Heartbeat behind Portable Medical Devices: Ultra-Low-Power Mixed-Signal Microcontrollers The proliferation of sophisticated yet affordable personal medical devices is transforming the health care industry,
W a d i a D i g i t a l
Wadia Decoding Computer Overview A Definition What is a Decoding Computer? The Wadia Decoding Computer is a small form factor digital-to-analog converter with digital pre-amplifier capabilities. It is
Accurate Measurement of the Mains Electricity Frequency
Accurate Measurement of the Mains Electricity Frequency Dogan Ibrahim Near East University, Faculty of Engineering, Lefkosa, TRNC [email protected] Abstract The frequency of the mains electricity supply
Fondamenti su strumenti di sviluppo per microcontrollori PIC
Fondamenti su strumenti di sviluppo per microcontrollori PIC MPSIM ICE 2000 ICD 2 REAL ICE PICSTART Ad uso interno del corso Elettronica e Telecomunicazioni 1 2 MPLAB SIM /1 MPLAB SIM is a discrete-event
Introduction to Receivers
Introduction to Receivers Purpose: translate RF signals to baseband Shift frequency Amplify Filter Demodulate Why is this a challenge? Interference (selectivity, images and distortion) Large dynamic range
HyperAccess Access Control System
Control System We manufacture, an advanced PC based access control solution that will give you control over who has access to your building. With you can control access on hundreds of doors for up to 10,000
EE 42/100 Lecture 24: Latches and Flip Flops. Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 24 p. 1/20 EE 42/100 Lecture 24: Latches and Flip Flops ELECTRONICS Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad University of California,
Timing Errors and Jitter
Timing Errors and Jitter Background Mike Story In a sampled (digital) system, samples have to be accurate in level and time. The digital system uses the two bits of information the signal was this big
Embedded Systems on ARM Cortex-M3 (4weeks/45hrs)
Embedded Systems on ARM Cortex-M3 (4weeks/45hrs) Course & Kit Contents LEARN HOW TO: Use of Keil Real View for ARM Use ARM Cortex-M3 MCU for professional embedded application development Understanding
Production Flash Programming Best Practices for Kinetis K- and L-series MCUs
Freescale Semiconductor Document Number:AN4835 Application Note Rev 1, 05/2014 Production Flash Programming Best Practices for Kinetis K- and L-series MCUs by: Melissa Hunter 1 Introduction This application
ARM Microprocessor and ARM-Based Microcontrollers
ARM Microprocessor and ARM-Based Microcontrollers Nguatem William 24th May 2006 A Microcontroller-Based Embedded System Roadmap 1 Introduction ARM ARM Basics 2 ARM Extensions Thumb Jazelle NEON & DSP Enhancement
Understanding Delta Conversion Online "Power Regulation" - Part 2
Application Note #40 Understanding Delta Conversion Online "Power Regulation" - Part 2 Introduction This application note is the second in a series on delta conversion theory of operation. For complete
Tamura Closed Loop Hall Effect Current Sensors
Tamura Closed Loop Hall Effect Current Sensors AC, DC, & Complex Currents Galvanic Isolation Fast Response Wide Frequency Bandwidth Quality & Reliability RoHs Compliance Closed Loop Hall Effect Sensors
Abstract. Cycle Domain Simulator for Phase-Locked Loops
Abstract Cycle Domain Simulator for Phase-Locked Loops Norman James December 1999 As computers become faster and more complex, clock synthesis becomes critical. Due to the relatively slower bus clocks
FREQUENCY RESPONSE ANALYZERS
FREQUENCY RESPONSE ANALYZERS Dynamic Response Analyzers Servo analyzers When you need to stabilize feedback loops to measure hardware characteristics to measure system response BAFCO, INC. 717 Mearns Road
Hello, and welcome to this presentation of the STM32L4 reset and clock controller.
Hello, and welcome to this presentation of the STM32L4 reset and clock controller. 1 The STM32L4 reset and clock controller manages system and peripheral clocks. STM32L4 devices embed three internal oscillators,
Supply voltage Supervisor TL77xx Series. Author: Eilhard Haseloff
Supply voltage Supervisor TL77xx Series Author: Eilhard Haseloff Literature Number: SLVAE04 March 1997 i IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to
11. High-Speed Differential Interfaces in Cyclone II Devices
11. High-Speed Differential Interfaces in Cyclone II Devices CII51011-2.2 Introduction From high-speed backplane applications to high-end switch boxes, low-voltage differential signaling (LVDS) is the
Clock Recovery in Serial-Data Systems Ransom Stephens, Ph.D.
Clock Recovery in Serial-Data Systems Ransom Stephens, Ph.D. Abstract: The definition of a bit period, or unit interval, is much more complicated than it looks. If it were just the reciprocal of the data
Flip-Flops, Registers, Counters, and a Simple Processor
June 8, 22 5:56 vra235_ch7 Sheet number Page number 349 black chapter 7 Flip-Flops, Registers, Counters, and a Simple Processor 7. Ng f3, h7 h6 349 June 8, 22 5:56 vra235_ch7 Sheet number 2 Page number
Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah
(DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de [email protected] NIOS II 1 1 What is Nios II? Altera s Second Generation
7a. System-on-chip design and prototyping platforms
7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit
Transmissão em Corrente Contínua
Transmissão em Corrente Contínua Panorama Atual e Perspectivas Futuras no Brasil Multi-Terminal HVDC Classic Some Considerations Brazilian SC B4 Paulo Fischer de Toledo, ABB Basic considerations Traditional
Yamaha Power Amplifier. White Paper
Yamaha Power Amplifier White Paper August 2008 Table of Contents 1. About EEEngine...2 1.1. Introduction...2 1.2. Explanation of different amplifier topologies...2 2. Yamaha technology...5 2.1. Dual mono-amplifier
RF Network Analyzer Basics
RF Network Analyzer Basics A tutorial, information and overview about the basics of the RF Network Analyzer. What is a Network Analyzer and how to use them, to include the Scalar Network Analyzer (SNA),
Create Colorful and Bright LED Light with an LED Matrix Dimmer
Create Colorful and Bright LED Light with an LED Matrix Dimmer By Keith Szolusha, Applications Engineering Section Leader, Power Products, Linear Technology RGB LEDs are used in projector, architectural,
MICROPROCESSOR AND MICROCOMPUTER BASICS
Introduction MICROPROCESSOR AND MICROCOMPUTER BASICS At present there are many types and sizes of computers available. These computers are designed and constructed based on digital and Integrated Circuit
Programmable Single-/Dual-/Triple- Tone Gong SAE 800
Programmable Single-/Dual-/Triple- Tone Gong Preliminary Data SAE 800 Bipolar IC Features Supply voltage range 2.8 V to 18 V Few external components (no electrolytic capacitor) 1 tone, 2 tones, 3 tones
Simple SDR Receiver. Looking for some hardware to learn about SDR? This project may be just what you need to explore this hot topic!
Michael Hightower, KF6SJ 13620 White Rock Station Rd, Poway, CA 92064; [email protected] Simple SDR Receiver Looking for some hardware to learn about SDR? This project may be just what you need to explore
Allows the user to protect against inadvertent write operations. Device select and address bytes are Acknowledged Data Bytes are not Acknowledged
Write Protect CAT24WCxxx I 2 C Serial EEPROMs. Allows the user to protect against inadvertent write operations. WP = V CC : Write Protected Device select and address bytes are Acknowledged Data Bytes are
Motor Control using NXP s LPC2900
Motor Control using NXP s LPC2900 Agenda LPC2900 Overview and Development tools Control of BLDC Motors using the LPC2900 CPU Load of BLDCM and PMSM Enhancing performance LPC2900 Demo BLDC motor 2 LPC2900
Programming Logic controllers
Programming Logic controllers Programmable Logic Controller (PLC) is a microprocessor based system that uses programmable memory to store instructions and implement functions such as logic, sequencing,
Achieving New Levels of Channel Density in Downstream Cable Transmitter Systems: RF DACs Deliver Smaller Size and Lower Power Consumption
Achieving New Levels of Channel Density in Downstream Cable Transmitter Systems: RF DACs Deliver Smaller Size and Lower Power Consumption Introduction By: Analog Devices, Inc. (ADI) Daniel E. Fague, Applications
PAC52XX Clock Control Firmware Design
APPLICATION NOTE PAC52XX Clock Control Firmware Design TM Marc Sousa Senior Manager, Systems and Firmware www.active-semi.com Copyright 2014 Active-Semi, Inc. TABLE OF CONTENTS APPLICATION NOTE... 1 Table
Design of a High Speed Communications Link Using Field Programmable Gate Arrays
Customer-Authored Application Note AC103 Design of a High Speed Communications Link Using Field Programmable Gate Arrays Amy Lovelace, Technical Staff Engineer Alcatel Network Systems Introduction A communication
Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill
Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill Objectives: Analyze the operation of sequential logic circuits. Understand the operation of digital counters.
DP8570A DP8570A Timer Clock Peripheral (TCP)
DP8570A DP8570A Timer Clock Peripheral (TCP) Literature Number: SNAS557 DP8570A Timer Clock Peripheral (TCP) General Description The DP8570A is intended for use in microprocessor based systems where information
TURBOtech srl. SED-635 Digital Excitation System. Industrial Electronics Sector FEATURES
SED-635 Digital Excitation System SED-635 is a complete excitation system capable of adapting to control synchronous generators of any size. The integration of the TOUCH SCREEN operator interface and a
CHAPTER 11: Flip Flops
CHAPTER 11: Flip Flops In this chapter, you will be building the part of the circuit that controls the command sequencing. The required circuit must operate the counter and the memory chip. When the teach
DIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION
DIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION Introduction The outputs from sensors and communications receivers are analogue signals that have continuously varying amplitudes. In many systems
Lock - in Amplifier and Applications
Lock - in Amplifier and Applications What is a Lock in Amplifier? In a nut shell, what a lock-in amplifier does is measure the amplitude V o of a sinusoidal voltage, V in (t) = V o cos(ω o t) where ω o
Freescale Semiconductor, Inc. Product Brief Integrated Portable System Processor DragonBall ΤΜ
nc. Order this document by MC68328/D Microprocessor and Memory Technologies Group MC68328 MC68328V Product Brief Integrated Portable System Processor DragonBall ΤΜ As the portable consumer market grows
8051 hardware summary
8051 hardware summary 8051 block diagram 8051 pinouts + 5V ports port 0 port 1 port 2 port 3 : dual-purpose (general-purpose, external memory address and data) : dedicated (interfacing to external devices)
Experiment # (4) AM Demodulator
Islamic University of Gaza Faculty of Engineering Electrical Department Experiment # (4) AM Demodulator Communications Engineering I (Lab.) Prepared by: Eng. Omar A. Qarmout Eng. Mohammed K. Abu Foul Experiment
EET272 Worksheet Week 9
EET272 Worksheet Week 9 answer questions 1-5 in preparation for discussion for the quiz on Monday. Finish the rest of the questions for discussion in class on Wednesday. Question 1 Questions AC s are becoming
Intel architecture. Platform Basics. White Paper Todd Langley Systems Engineer/ Architect Intel Corporation. September 2010
White Paper Todd Langley Systems Engineer/ Architect Intel Corporation Intel architecture Platform Basics September 2010 324377 Executive Summary Creating an Intel architecture design encompasses some
System Considerations
System Considerations Interfacing Performance Power Size Ease-of Use Programming Interfacing Debugging Cost Device cost System cost Development cost Time to market Integration Peripherals Different Needs?
Von der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor
Von der Hardware zur Software in FPGAs mit Embedded Prozessoren Alexander Hahn Senior Field Application Engineer Lattice Semiconductor AGENDA Overview Mico32 Embedded Processor Development Tool Chain HW/SW
GETTING STARTED WITH LABVIEW POINT-BY-POINT VIS
USER GUIDE GETTING STARTED WITH LABVIEW POINT-BY-POINT VIS Contents Using the LabVIEW Point-By-Point VI Libraries... 2 Initializing Point-By-Point VIs... 3 Frequently Asked Questions... 5 What Are the
DDX 7000 & 8003. Digital Partial Discharge Detectors FEATURES APPLICATIONS
DDX 7000 & 8003 Digital Partial Discharge Detectors The HAEFELY HIPOTRONICS DDX Digital Partial Discharge Detector offers the high accuracy and flexibility of digital technology, plus the real-time display
Simplifying System Design Using the CS4350 PLL DAC
Simplifying System Design Using the CS4350 PLL 1. INTRODUCTION Typical Digital to Analog Converters (s) require a high-speed Master Clock to clock their digital filters and modulators, as well as some
MODULE BOUSSOLE ÉLECTRONIQUE CMPS03 Référence : 0660-3
MODULE BOUSSOLE ÉLECTRONIQUE CMPS03 Référence : 0660-3 CMPS03 Magnetic Compass. Voltage : 5v only required Current : 20mA Typ. Resolution : 0.1 Degree Accuracy : 3-4 degrees approx. after calibration Output
Using Altera MAX Series as Microcontroller I/O Expanders
2014.09.22 Using Altera MAX Series as Microcontroller I/O Expanders AN-265 Subscribe Many microcontroller and microprocessor chips limit the available I/O ports and pins to conserve pin counts and reduce
STEPPER MOTOR SPEED AND POSITION CONTROL
STEPPER MOTOR SPEED AND POSITION CONTROL Group 8: Subash Anigandla Hemanth Rachakonda Bala Subramanyam Yannam Sri Divya Krovvidi Instructor: Dr. Jens - Peter Kaps ECE 511 Microprocessors Fall Semester
Serial port interface for microcontroller embedded into integrated power meter
Serial port interface for microcontroller embedded into integrated power meter Mr. Borisav Jovanović, Prof. dr. Predrag Petković, Prof. dr. Milunka Damnjanović, Faculty of Electronic Engineering Nis, Serbia
Architectures and Platforms
Hardware/Software Codesign Arch&Platf. - 1 Architectures and Platforms 1. Architecture Selection: The Basic Trade-Offs 2. General Purpose vs. Application-Specific Processors 3. Processor Specialisation
Phase-Control Alternatives for Single-Phase AC Motors Offer Smart, Low-Cost, Solutions Abstract INTRODUCTION
Phase-Control Alternatives for Single-Phase AC Motors Offer Smart, Low-Cost, Solutions by Howard Abramowitz, Ph.D EE, President, AirCare Automation Inc. Abstract - Single Phase AC motors continue to be
Configuring the FlexTimer for Position and Speed Measurement with an Encoder
Freescale Semiconductor Application Note Document Number: AN4381 Rev. 0, 12/2011 Configuring the FlexTimer for Position and Speed Measurement with an Encoder by: Matus Plachy System Application Engineer,
COMPARISON OF THE FACTS EQUIPMENT OPERATION IN TRANSMISSION AND DISTRIBUTION SYSTEMS
COMPARISON OF THE FACTS EQUIPMENT OPERATION IN TRANSMISSION AND DISTRIBUTION SYSTEMS Afshin LASHKAR ARA Azad University of Dezfoul - Iran [email protected] Seyed Ali NABAVI NIAKI University of Mazandaran
Evaluating AC Current Sensor Options for Power Delivery Systems
Evaluating AC Current Sensor Options for Power Delivery Systems State-of-the-art isolated ac current sensors based on CMOS technology can increase efficiency, performance and reliability compared to legacy
Precision Diode Rectifiers
by Kenneth A. Kuhn March 21, 2013 Precision half-wave rectifiers An operational amplifier can be used to linearize a non-linear function such as the transfer function of a semiconductor diode. The classic
Lab Experiment 1: The LPC 2148 Education Board
Lab Experiment 1: The LPC 2148 Education Board 1 Introduction The aim of this course ECE 425L is to help you understand and utilize the functionalities of ARM7TDMI LPC2148 microcontroller. To do that,
All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule
All Programmable Logic Hans-Joachim Gelke Institute of Embedded Systems Institute of Embedded Systems 31 Assistants 10 Professors 7 Technical Employees 2 Secretaries www.ines.zhaw.ch Research: Education:
Memory Systems. Static Random Access Memory (SRAM) Cell
Memory Systems This chapter begins the discussion of memory systems from the implementation of a single bit. The architecture of memory chips is then constructed using arrays of bit implementations coupled
