Modeling Considerations and Performance Estimation of Single Carbon Nano Wall based Field Effect Transistor by 3D TCAD Simulation Study
|
|
- Melanie Ray
- 7 years ago
- Views:
Transcription
1 Transactions of the Materials Research Society of Japan 35[3] (2010) Modeling Considerations and Performance Estimation of Single Carbon Nano Arkadiusz Malinowski 1,2,3, Masaru Hori 1, Makoto Sekine 1, Wakana Takeuchi 1, Lidia Lukasiak 2, Andrzej Jakubowski 2 and Daniel Tomaszewski 3 1 Nagoya University, C3-1 (631) Furo-cho, Chikusa-ku, Nagoya , Japan Fax: , m_arkadi@nuee.nagoya-u.ac.jp 2 Warsaw University of Technology, Koszykowa 75, Warsaw , Poland 3 Institute of Electron Technology, Al. Lotnikow 32/46, Warsaw , Poland A technology of manufacturing of carbon nano-wall films (CNWs) as well as a methodology for control of their properties are briefly described. Short channel effects (SCEs) are discussed. Single carbon nano-wall field effect transistor (SCNWFET) is proposed and modeling considerations using technology computer aided design (TCAD) software are explained. Device performance estimation and immunity to SCEs are given. Basic electrical characteristics and parameters important for application in integrated circuits are discussed. Key words: graphene, carbon nano-wall, field effect transistor, short channel effects, TCAD modeling 1. INTRODUCTION In order to keep up with the frantic pace imposed by Moore s law, the linear dimension of transistors has been reduced by half every three years. The channel length has been progressively reduced from 10 µm in 1960 s (the sub-micron dimension barrier was overcome in the early 1980 s) to 32 nm in However, further scaling down bulk CMOS into future technology generations will face a number of significant challenges [1]. 2. SHORT CHANNEL EFFECTS A MOSFET device is considered to be short when the channel length is the same order of magnitude as the depletion layer width of the source and drain junction. As the channel length is reduced to increase both the operation speed and the number of components per chip, the so-called short channel effects arise. The SCEs are attributed to two physical phenomena : 1) the limitation imposed on electron drift characteristics in the channel, 2) the modification of the threshold voltage due to the shortening channel length. In particular five different short channel effects can be distinguished : 1) drain-induced barrier lowering (DIBL) and punchthrough, 2) surface scattering, 3) velocity saturation. 4) impact ionization, 5) hot electrons. In order to counteract SCEs in the aggressively scaled gates the channel must receive higher dopant levels, causing threshold voltage to rise and slowing down the transistor. On the other hand high channel doping is inherently entailing random dopant fluctuations (RDF) in the channel area causing manufacturing yield reduction. RDF has been found by Intel as one of the most critical sources of the variation of transistors electrical parameters [2]. This will involve implementation into manufacturing of new structures such as FinFET for specific applications at the 22 nm or 15nm technology generation eventually. FinFET has a very thin Si fin wrapped around by the gate, thus high doping is not required. That way undesired SCEs can be minimized. A related challenge is to sustain scaling of CMOS logic technology to and beyond 16 nm. Although Intel remains on the Moore s Law pace in terms of contacted gate pitch scaling, with a 112.5nm pitch, shrinking is no longer delivering the speed improvements seen in past generations. With smaller dimensions, less material can be deposited to add strain. One approach to sustaining performance gains as CMOS scaling matures in the next decade is to replace the strained silicon MOSFET channel with an alternate material offering a higher quasi-ballistic carrier velocity and higher mobility than strained silicon. Candidate materials include strained Ge, SiGe, a variety of III-V compound semiconductors, and carbon-based materials such as carbon nano tubes (CNTs), graphene, and graphene nano ribbons (GNRs). Promising electrical parameters of CNT and GNR based FETs have been presented in [3] and [4], however they face significant manufacturing issues. The major question that has challenged CNT MOSFET for some time is lack of growth process to control placement, chirality, conductivity, diameter, and energy bandgap. 3. CARBON NANO-WALLS Recently nano-carbon related materials have attracted a lot of interest. Especially, attention has been focused on graphene, a two-dimensional (2D) honeycomb structure of carbon. Graphene makes graphite, when stacked in layers, and carbon nano-walls [5, 6], when standing vertically on the substrate (Fig. 1). Fig. 1. Carbon nano-wall (left), graphene sheets (middle), graphene (right). 669
2 670 Modeling Considerations and Performance Estimation of Single Carbon Nano It has been reported that 2D monocrystalline graphitic films with a thickness of a few atoms exhibit a strong ambipolar electric field such that electrons and holes exist in concentrations of up to cm -2 and with room-temperature mobilities up to cm 2 /Vs [7]. Carbon nano-walls which are graphene sheets standing vertically on the substrate also possess excellent electrical properties such as: high carrier densities, high carrier mobilities and high sustainable current. Thus field effect transistor with carbon nano walls playing a role of channel can be a promising candidate for future generation FET devices. 4. CNWS MANUFACTURING In order to manufacture CNW film for FET devices we used PECVD technique with radical injection based on a mixture of C 2 F 6 with H 2 (Fig. 2) [8]. 5. PROPERTIES AND CONDUCTION CONTROL Since CNW in CNWFET transistor plays the role of a channel, transistor performance will strictly depend on CNW properties. Thus the ability to control CNW electrical properties is crucial. 5.1 Electrical properties In order to control the electrical properties of CNWs additional N 2 gas has to be introduced into the CCP region at flow rates of 1-15 sccm (Table I). Table I. Control of CNW electrical properties by means of nitrogen flow [5]. N 2 flow rate [sccm] Carrier concentration [ cm -3 ] The behavior of carrier concentration is considerably similar to that of N concentration. When N 2 /O 2 gas mixture was used during CNW growth we observed that the carrier and N concentration were almost the same as that of the N 2 CNW grown without the O 2 addition. The electrical properties of CNWs can be controlled by the addition of N 2 /O 2 mixture to the C 2 F 6 /H 2 plasma without deteriorating crystallinity. Fig. 2. Radical Injection Plasma Enhanced CVD System. Our system consists of a parallel-plate VHF (100MHz) capacitively coupled plasma (CCP) region and a surface-wave-excited microwave H 2 plasma (H 2 SWP) as a remote H radical source. C 2 F 6 is introduced into the VHF-CCP region. H 2 is introduced into the microwave SWP region, and H radicals are injected into the VHF-CCP region. The VHF power of the CCP and the microwave power of the SWP can be 270 and 250 W, respectively. Mirror-polished insulating quartz without any catalyst is the substrate used for the growth experiments performed for evaluating the electrical properties of CNW films. During the CNW growth, the quartz substrate is heated using a carbon heater. The surface temperature is approximately 600 C. The flow rates of C 2 F 6 and H 2 are maintained at 50 and 100 SCCM, respectively and the total gas pressure is 160 Pa. Carbon nanowalls obtained by this technique are presented in Fig Conduction CNW manufacturing without any additional gases results in undoped CNW films. The Hall coefficient of the undoped CNW is positive, thus implying p-type conduction. Key factor in future FET transistor application of the graphene layers is the ability to control the conduction type. P-type and n-type transistors are required in order to design CMOS integrated circuits. In the manufactured CNW films with the N 2 addition it has been observed, that the resistivity decreases when the N 2 flow rate increases. The measured Hall coefficient was negative, implying n-type conduction (Table II). Table II. Hall coefficient vs. nitrogen flow [5]. N 2 flow rate [sccm] Hall coefficient [cm -3 C -1 ] When O 2 has been used we observed that it is also possible to control the structure of the CNWs. Oxygen atoms remove impurities thus resulting in highly graphitized CNWs. This is an important issue since the graphene layer is located in the CNWFET channel area responsible for the final device performance. Any impurity can have an effect on output current as well as on maximum operation frequency. Fig. 3. Carbon nano-walls. 6. MODELING AND SIMULATIONS CNWs can be a candidate material for the future MOS devices, however, we need enormous research and development work even for making a test device. In such initial stage of the research, simulation is a powerful tool to steer the experiments. The modeling allows for significant cost reduction while making device evaluation possible, because practical
3 A. Malinowski et al. Transactions of the Materials Research Society of Japan 35[3] (2010) 671 experiments can be reduced to the necessary minimum. It allows also for reduction of the time-to-market period [9] SCE In order to evaluate SCNWFET susceptibility to SCE the voltage dopant transformation (VDT) model has been used [10]. Using the structure parameters we have computed the so called electrostatic integrity (EI) coefficient [11], which is a measure of device susceptibility to short-channel effects. In the case of Double-Gate (DG) MOSFETs it is defined as: EI 2 1 tcnw / 4 tox tcnw / 2 SCNWFET = Lel Lel Lel (1) Fig. 4b) Comparison of SCE in FinFET and SCNWFET in single nanometer regime. L el denotes the electrical (effective) channel length. Other variables in (1) have their standard meaning. The numerical values of the SCE effects are directly proportional to EI coefficient (2). SCE = ε Si 0.64 EI V bi ε ox For calculations the following data has been taken into account: 1) CNW thickness (t CNW ) equals 2nm the same as for fin thickness in FinFET. In case of MOSFET 2nm corresponds to S/D junction depth; 2) CNW dielectric permittivity (ε CNW ) has been assumed as 1.4 and 11.9 for Silicon; 3) in all cases oxide thickness and oxide permittivity (t OX, ε OX ) equals 1nm and 24 respectively; 4) built-in voltage (V bi ) has been assumed 0.9V. (2) Comparison of SCEs in bulk MOSFET, FinFET and SCNWFET is shown in Figs 4a and 4b. It can be observed that field effect transistor with single carbon nano-wall in the channel area is much less susceptible to SCEs than bulk MOSFET or even gate FinFET (Fig. 4a). It can be also stated that nano-carbon transistor technology has a great potential for further scaling down for next technology generations (Fig. 4b) MAXIMUM CUTOFF FREQUENCY We have evaluated SCNWFET theoretical maximum frequency using formula (3) and the data presented in Table III. 1 µ f (3) T = ( V ) 2 GS V TH 2 π L Table III. Data taken during maximum frequency evaluation. Factor Denot. Value Unit Source Electron mobility Channel length Gate-source potential Threshold voltage µ cm 2 /V s Literature L 6 24 nm Assumption V GS 1 V Assumption V TH 0.4 V Calculated using TCAD Results of this evaluation shown in Fig. 5 indicate that CNWFET s high maximum frequency can help ICs to enter THz era according to the Moore s law. Fig. 4a) SCE in bulk MOSFET, FinFET and SCNWFET as a function of gate length. Fig. 5. SCNWFET maximum theoretical frequency as a function of channel length.
4 672 Modeling Considerations and Performance Estimation of Single Carbon Nano During 2009 International Electron Devices Meeting a graphene field effect transistor operating at 50 GHz cutoff frequency has been presented by IBM [12]. Moreover, IBM is confident that 100 GHz transistors should soon be feasible SIMULATION TOOL In order to model and to obtain preliminary evaluation of our project we have chosen integrated modeling environment of Sentaurus Workbench by Synopsys. Sentaurus Workbench is a complete graphical environment for creating, managing, executing, and analyzing the technology computer-aided design (TCAD) simulations [13]. A great advantage of Sentaurus software is the ease of adding new material files as well as implementing user-defined physical models using C++ language MODELLING CHALLENGES Modeling such new and non-standard (non-silicon) devices, even using the latest releases of TCAD software is challenging and faces a lot of problems when standard MOS technology software is used. The main problems we have encountered can be divided into four main groups : 1) Carbon nano-walls representation Sentaurus Structure Editor [11] is not equipped with tools to define shapes like CNWs, 2) Graphene material file there is no material file for graphene in Sentaurus material database, 3) Meshing mesh generator engine has problems with meshing small edges, 4) Transport mechanism there is no proper model for carrier transport mechanism in CNWs. Transport mechanism in graphene sheets differs from mechanism in silicon Carbon nano-wall representation in TCAD Our solution to Carbon nano-wall representation in modeling software is based on a mathematical description of region shapes and approximations by the combinations of the standard shapes provided by Structure Editor (Fig. 6). The final CNW shape is obtained after Boolean operations on other shapes (Fig. 7). Fig. 6. SEM picture of CNWs and approach for their representation in TCAD software. Fig. 7. Carbon nano-wall representation in TCAD software Material file In order to investigate SCNWFET device performance we have created a new graphene material file using the data taken from literature [15, 16] and our measurements and experiments. The reliability of the obtained simulated data depends on material file content. The following data presented in Table IV have been introduced to the material file: Table IV. Graphene material file properties. Parameter Value Unit n i cm -3 N c cm -3 N v cm -3 E g 100 mev E g (W) 75 W -2 mev ε CNW µ e cm 2 /Vs µ h cm 2 /Vs χ CNW 4.5 ev φ CNW 4.55 ev Meshing The problem with meshing carbon nano-walls has been solved by the appropriate approach to TCAD representation of CNWs. CNW is divided into parts depending on the shape in close short range distance. In the next step those different parts are meshed separately using different meshing strategies [17] Transport mechanism Carrier transport mechanism in graphene sheets can be described adequately by using quantum transport (QT) based on Landauer-Buttiker approach and non-equilibrium Green s Function (NEGF). Unfortunately this model of transport is not incorporated in Sentaurus software. For this reason we have used hydrodynamic transport model. This model is used for the calculation of electrical characteristics of MOS transistors with gates scaled into the deep submicron regime [18]. 6.5 SCNWFET MODEL - REALISITC In order to examine carbon nano-walls areas a part of a field-effect transistor, a single carbon nano-wall FET (SCNWFET) model has been prepared as shown in Fig. 8. This approach is based on realistic CNW shapes being
5 A. Malinowski et al. Transactions of the Materials Research Society of Japan 35[3] (2010) 673 manufactured. gate voltage varying from -10 to 10V. One can see, that the device under test is normally on due to insufficient gate control. In the wide range of gate-source voltages there is current flow, especially when the gate-source voltage is zero. Based on those characteristics it is impossible to evaluate V TH voltage. We need a device with better gate control. It means we should be able to change the drain current over a wide range by gate voltage. In particular, we need to be able to turn off the transistor. Thus we need to consider a new device structure. Fig. 8. Idea of FET device based on manufactured CNW. Single carbon nano-wall (pink) is grown on the oxide (brown) forming substrate. Both ends of carbon nano-walls are terminated with golden contacts forming source and drain contacts. The gate dielectric (hafnium oxide) and the gate (poly-si) are surrounding SCNW along its length. In this case SCNW properties are as follows : 1) thickness 2nm (corresponds to 7 graphene sheets), 2) doping level cm -3, 3) type acceptor. 6.6 CNWFET MODEL - IDEAL In order to verify the concept of the CNWFET using the TCAD package, another device structure was designed with the Sentaurus tool. It is illustrated in Fig. 10. In this case we assume that we are able to manufacture a standing graphene sheet in the device channel area with the ideal shape in vertical and horizontal directions. In short range of CNW lengths this is a feasible assumption. It is worthwhile to mention that electrical conduction is carried out along the vertical walls of the device. It is very similar to the well-known FinFET structure [19] Electrical simulation The electrical simulations were carried out using the Sentaurus Device module. Electrical simulation is based on the solution of coupled Poisson and current continuity (for electron and holes) equations. Electrical simulations have been arranged in order to obtain output and transverse characteristics in saturation and non-saturation bias ranges. This approach allows for the extraction of the electrical parameters of the device. The simulated I-V output characteristics are shown in Fig. 9. Fig. 10. Idea of FET device based on ideal CNW for ULSI ICs application Electrical simulation This structure was simulated in the same manner as the previous one. Terminal conditions were as follows: source and substrate are grounded, drain voltage: 1V and 0.05V, respectively and gate voltage varying from 0 to 2V. The electrical transverse characteristics of the CNWFET is shown in Fig. 11. Fig. 9. Simulated SCNWFET output I-V characteristics. These characteristics have been obtained for the following terminal conditions: source and substrate are grounded, drain voltage: 1V and 0.05V, respectively and
6 674 Modeling Considerations and Performance Estimation of Single Carbon Nano Fig. 11. Simulated transverse I-V characteristics of the vertical CNWFET Evaluation of the electrical parameters of the device is presented in Table V. Table V. CNWFET electrical parameters. V DS [V] V TH [V] g m [µs] SS [mv/dec] This device exhibits a correct electrical behavior. Normally it is in the off-state. We observed an excellent subthreshold slope (SS) independent from V DS bias. Moreover, it has an almost ideal output conductance in saturation. Thus, it can be stated, that the concept of CNWFET seems very promising. 7. CONCLUSIONS A new class of carbon-based FET transistors have been found as future successors of MOSFETs and reliable candidate for future ULSI era. CNW excellent electrical properties will allow ICs to enter the THz era in accordance with Moore s law. In our paper we presented possible device performance. We also proposed a technology of manufacturing graphene layers and control of their conduction control. REFERENCES [1] The International Technology Roadmap for Semiconductors 2008 Update [2] Kuhn et al., Intel Technology Journal, Volume 12, Issue 2, 2008, pp [3] R. Martel et al., Appl. Phys. Lett. 73 pp (1998) [4] Yu-Ming Lin et al., Nano Lett., 2009, 9 (1), pp [5] Wu et al., Adv. Mater. (Weinheim, ger) 14, 64 (2002). [6] Hiramatsu et al., Jpn. J. Appl. Phys. 45,5522 (2006). [7] Takeuchi et al., Appl. Phys. Lett. 92, (2008) [8] Hiramatsu et al., Appl. Phys. Lett., Vol. 84, No.23, pp , [9] Arora MOSFET modeling for VLSI simulation, World Scientific Publishing, Singapore (2007) [10] Skotnicki et al., IEEE Trans. on Electron Devices, Vol. 9, 3 (1988) [11] Colinge J. P. (Ed.), FinFETs and Other Multi-Gate Transistors, Springer, 2008 pp. 4-7 [12] International Electron Devices Meeting Dec 7-9, 2009, Baltimore USA, [13] Sentaurus Device User Guide, Version C , June 2009 [14] Sentaurus Structure Editor User Guide, Version C , June 2009 [15] Han et al. PRL 98, (2007) [16] Fang et al. Appl. Phys. Lett. 91, (2007) [17] Sentaurus Mesh Generation Tools User Guide, Version C , June 2009 [18] Roberts et al., Energy-Momentum Transport Model Suitable for Small Geometry Silicon Device Simulation, COMPEL, vol. 9, no. 1, pp. 1 22, [19] Kawasaki, et al., Ext. Abs. the 7th International Workshop on Junction Technology, June 8-9, 2007, Kyoto, Japan, pp. 3-8 (Received April 9, 2010; Accepted July 23, 2010) 8. FUTURE WORKS Modeling such modern semiconductor devices like the presented CNWFET is not a trivial task. It requires new simulation approach. New material files as physical models for carrier transport are required. We will focus on further material file development as well as on optimization of the device structure in Sentaurus software. We will also design the analytical model of the carrier transport based on the Landauer-Buttiker (LB) formalism and non equilibrium Green's function (NEGF). Moreover, our future work will also be focused on manufacturing test structures of carbon nanowall FET devices. In the next step we will perform the measurements of I-V characteristics and extract the electrical parameters. Based on this we will propose a compact model of CNWFET which will allow for IC simulations.
Advanced VLSI Design CMOS Processing Technology
Isolation of transistors, i.e., their source and drains, from other transistors is needed to reduce electrical interactions between them. For technologies
More informationNew materials on horizon for advanced logic technology in mobile era
New materials on horizon for advanced logic technology in mobile era source gate Kelin J. Kuhn, TED 2012 drain Franz Kreupl, IFX 2003 Hsinchu March 6, 2013 - Prof. Dr. Franz Kreupl 1 Outline Introduction
More informationThe MOSFET Transistor
The MOSFET Transistor The basic active component on all silicon chips is the MOSFET Metal Oxide Semiconductor Field Effect Transistor Schematic symbol G Gate S Source D Drain The voltage on the gate controls
More informationEE-612: Nanoscale Transistors (Advanced VLSI Devices) Spring 2005
EE-612: Nanoscale Transistors (Advanced VLSI Devices) Spring 2005 Mark Lundstrom Electrical and Computer Engineering Purdue University, West Lafayette, IN USA 765-494-3515 lundstro@purdue.edu 1 evolution
More informationIntroduction to VLSI Fabrication Technologies. Emanuele Baravelli
Introduction to VLSI Fabrication Technologies Emanuele Baravelli 27/09/2005 Organization Materials Used in VLSI Fabrication VLSI Fabrication Technologies Overview of Fabrication Methods Device simulation
More informationField-Effect (FET) transistors
Field-Effect (FET) transistors References: Hayes & Horowitz (pp 142-162 and 244-266), Rizzoni (chapters 8 & 9) In a field-effect transistor (FET), the width of a conducting channel in a semiconductor and,
More informationPredicted Performance Advantages of Carbon Nanotube Transistors with Doped Nanotubes as Source/Drain
Predicted Performance Advantages of Carbon Nanotube Transistors with Doped Nanotubes as Source/Drain Jing Guo, Ali Javey, Hongjie Dai, Supriyo Datta and Mark Lundstrom School of ECE, Purdue University,
More informationCONTENTS. Preface. 1.1.2. Energy bands of a crystal (intuitive approach)
CONTENTS Preface. Energy Band Theory.. Electron in a crystal... Two examples of electron behavior... Free electron...2. The particle-in-a-box approach..2. Energy bands of a crystal (intuitive approach)..3.
More informationHigh Open Circuit Voltage of MQW Amorphous Silicon Photovoltaic Structures
High Open Circuit Voltage of MQW Amorphous Silicon Photovoltaic Structures ARGYRIOS C. VARONIDES Physics and EE Department University of Scranton 800 Linden Street, Scranton PA, 18510 United States Abstract:
More informationSolid State Detectors = Semi-Conductor based Detectors
Solid State Detectors = Semi-Conductor based Detectors Materials and their properties Energy bands and electronic structure Charge transport and conductivity Boundaries: the p-n junction Charge collection
More informationCO2005: Electronics I (FET) Electronics I, Neamen 3th Ed. 1
CO2005: Electronics I The Field-Effect Transistor (FET) Electronics I, Neamen 3th Ed. 1 MOSFET The metal-oxide-semiconductor field-effect transistor (MOSFET) becomes a practical reality in the 1970s. The
More informationEDC Lesson 12: Transistor and FET Characteristics. 2008 EDCLesson12- ", Raj Kamal, 1
EDC Lesson 12: Transistor and FET Characteristics Lesson-12: MOSFET (enhancement and depletion mode) Characteristics and Symbols 2008 EDCLesson12- ", Raj Kamal, 1 1. Metal Oxide Semiconductor Field Effect
More informationBob York. Transistor Basics - MOSFETs
Bob York Transistor Basics - MOSFETs Transistors, Conceptually So far we have considered two-terminal devices that are described by a current-voltage relationship I=f(V Resistors: Capacitors: Inductors:
More informationLecture 030 DSM CMOS Technology (3/24/10) Page 030-1
Lecture 030 DSM CMOS Technology (3/24/10) Page 030-1 LECTURE 030 - DEEP SUBMICRON (DSM) CMOS TECHNOLOGY LECTURE ORGANIZATION Outline Characteristics of a deep submicron CMOS technology Typical deep submicron
More informationSemiconductor doping. Si solar Cell
Semiconductor doping Si solar Cell Two Levels of Masks - photoresist, alignment Etch and oxidation to isolate thermal oxide, deposited oxide, wet etching, dry etching, isolation schemes Doping - diffusion/ion
More informationCharacteristics of blocking voltage for power 4H-SiC BJTs with mesa edge termination
Vol. 31, No. 7 Journal of Semiconductors July 2010 Characteristics of blocking voltage for power 4H-SiC BJTs with mesa edge termination Zhang Qian( 张 倩 ), Zhang Yuming( 张 玉 明 ), and Zhang Yimen( 张 义 门
More informationMOSFET DEVICE MODELING FOR ANALOG CIRCUITS DESIGN
MOSFET DEVICE MODELING FOR ANALOG CIRCUITS DESIGN Student name: Truong, Long Giang Student #: 970304580 Course: ECE1352F 1. INTRODUCTION The technological trend towards deep sub-micrometer dimensions,
More informationSemiconductors, diodes, transistors
Semiconductors, diodes, transistors (Horst Wahl, QuarkNet presentation, June 2001) Electrical conductivity! Energy bands in solids! Band structure and conductivity Semiconductors! Intrinsic semiconductors!
More information3. Diodes and Diode Circuits. 3. Diodes and Diode Circuits TLT-8016 Basic Analog Circuits 2005/2006 1
3. Diodes and Diode Circuits 3. Diodes and Diode Circuits TLT-8016 Basic Analog Circuits 2005/2006 1 3.1 Diode Characteristics Small-Signal Diodes Diode: a semiconductor device, which conduct the current
More informationEfficient Interconnect Design with Novel Repeater Insertion for Low Power Applications
Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications TRIPTI SHARMA, K. G. SHARMA, B. P. SINGH, NEHA ARORA Electronics & Communication Department MITS Deemed University,
More informationCHAPTER 10 Fundamentals of the Metal Oxide Semiconductor Field Effect Transistor
CHAPTER 10 Fundamentals of the Metal Oxide Semiconductor Field Effect Transistor Study the characteristics of energy bands as a function of applied voltage in the metal oxide semiconductor structure known
More informationChapter 5. Second Edition ( 2001 McGraw-Hill) 5.6 Doped GaAs. Solution
Chapter 5 5.6 Doped GaAs Consider the GaAs crystal at 300 K. a. Calculate the intrinsic conductivity and resistivity. Second Edition ( 2001 McGraw-Hill) b. In a sample containing only 10 15 cm -3 ionized
More informationLecture 8 MOSFET(I) MOSFET I-V CHARACTERISTICS
Lecture 8 MOSFET(I) MOSFET I-V CHARACTERISTICS Outline 1. MOSFET: cross-section, layout, symbols 2. Qualitative operation 3. I-V characteristics Reading Assignment: Howe and Sodini, Chapter 4, Sections
More informationSMA5111 - Compound Semiconductors Lecture 2 - Metal-Semiconductor Junctions - Outline Introduction
SMA5111 - Compound Semiconductors Lecture 2 - Metal-Semiconductor Junctions - Outline Introduction Structure - What are we talking about? Behaviors: Ohmic, rectifying, neither Band picture in thermal equilibrium
More informationAn Introduction to the EKV Model and a Comparison of EKV to BSIM
An Introduction to the EKV Model and a Comparison of EKV to BSIM Stephen C. Terry 2. 3.2005 Integrated Circuits & Systems Laboratory 1 Overview Characterizing MOSFET operating regions EKV model fundamentals
More informationStatistical Models for Hot Electron Degradation in Nano-Scaled MOSFET Devices
2006, 대한 산업공학회 추계학술대회 Session C3 : Statistical models Statistical Models for Hot Electron Degradation in Nano-Scaled MOSFET Devices Seong-joon Kim, Suk Joo Bae Dept. of Industrial Engineering, Hanyang
More informationLecture 9 MOSFET(II) MOSFET I-V CHARACTERISTICS(contd.)
Lecture 9 MOSFET(II) MOSFET I-V CHARACTERISTICS(contd.) Outline 1. The saturation regime 2. Backgate characteristics Reading Assignment: Howe and Sodini, Chapter 4, Section 4.4 Announcements: 1. Quiz#1:
More informationSheet Resistance = R (L/W) = R N ------------------ L
Sheet Resistance Rewrite the resistance equation to separate (L / W), the length-to-width ratio... which is the number of squares N from R, the sheet resistance = (σ n t) - R L = -----------------------
More informationHere we introduced (1) basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices.
Outline Here we introduced () basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices. Circuit Logic Gate A logic gate is an elemantary building block
More informationJunction FETs. FETs. Enhancement Not Possible. n p n p n p
A11 An Introduction to FETs Introduction The basic principle of the field-effect transistor (FET) has been known since J. E. Lilienfeld s patent of 1925. The theoretical description of a FET made by hockley
More informationMOS (metal-oxidesemiconductor) 李 2003/12/19
MOS (metal-oxidesemiconductor) 李 2003/12/19 Outline Structure Ideal MOS The surface depletion region Ideal MOS curves The SiO 2 -Si MOS diode (real case) Structure A basic MOS consisting of three layers.
More informationENEE 313, Spr 09 Midterm II Solution
ENEE 313, Spr 09 Midterm II Solution PART I DRIFT AND DIFFUSION, 30 pts 1. We have a silicon sample with non-uniform doping. The sample is 200 µm long: In the figure, L = 200 µm= 0.02 cm. At the x = 0
More informationThe MOS Transistor in Weak Inversion
MOFE Operation in eak and Moderate nversion he MO ransistor in eak nversion n this section we will lore the behavior of the MO transistor in the subthreshold regime where the channel is weakly inverted.
More informationBJT Ebers-Moll Model and SPICE MOSFET model
Department of Electrical and Electronic Engineering mperial College London EE 2.3: Semiconductor Modelling in SPCE Course homepage: http://www.imperial.ac.uk/people/paul.mitcheson/teaching BJT Ebers-Moll
More informationIntel s Revolutionary 22 nm Transistor Technology
Intel s Revolutionary 22 nm Transistor Technology Mark Bohr Intel Senior Fellow Kaizad Mistry 22 nm Program Manager May, 2011 1 Key Messages Intel is introducing revolutionary Tri-Gate transistors on its
More informationLAB 7 MOSFET CHARACTERISTICS AND APPLICATIONS
LAB 7 MOSFET CHARACTERISTICS AND APPLICATIONS Objective In this experiment you will study the i-v characteristics of an MOS transistor. You will use the MOSFET as a variable resistor and as a switch. BACKGROUND
More informationDESIGN, FABRICATION AND ELETRICAL CHARACTERIZATION OF SOI FINFET TRANSISTORS
DESIGN, FABRICATION AND ELETRICAL CHARACTERIZATION OF SOI FINFET TRANSISTORS Prof. Dr. João Antonio Martino Professor Titular Departamento de Engenharia de Sistemas Eletrônicos Escola Politécnica da Universidade
More informationConductivity of silicon can be changed several orders of magnitude by introducing impurity atoms in silicon crystal lattice.
CMOS Processing Technology Silicon: a semiconductor with resistance between that of conductor and an insulator. Conductivity of silicon can be changed several orders of magnitude by introducing impurity
More informationFuture Paths for Components & Systems
Future Paths for Components & Systems ÉCOLE POLYTECHNIQUE FÉDÉRALE DE LAUSANNE Adrian M. Ionescu Ecole Polytechnique Fédérale de Lausanne Adrian M. Ionescu, ICT 2008, Lyon 1 Summary Introduction: invent
More informationA Remote Plasma Sputter Process for High Rate Web Coating of Low Temperature Plastic Film with High Quality Thin Film Metals and Insulators
A Remote Plasma Sputter Process for High Rate Web Coating of Low Temperature Plastic Film with High Quality Thin Film Metals and Insulators Dr Peter Hockley and Professor Mike Thwaites, Plasma Quest Limited
More informationTobias Märkl. November 16, 2009
,, Tobias Märkl to 1/f November 16, 2009 1 / 33 Content 1 duction to of Statistical Comparison to Other Types of Noise of of 2 Random duction to Random General of, to 1/f 3 4 2 / 33 , to 1/f 3 / 33 What
More informationLezioni di Tecnologie e Materiali per l Elettronica
Lezioni di Tecnologie e Materiali per l Elettronica Danilo Manstretta danilo.manstretta@unipv.it microlab.unipv.it Outline Passive components Resistors Capacitors Inductors Printed circuits technologies
More informationComparison study of FinFETs: SOI vs. Bulk Performance, Manufacturing Variability and Cost
Comparison study of FETs: SOI vs. Bulk Performance, Manufacturing Variability and Cost David Fried, IBM Thomas Hoffmann, IMEC Bich-Yen Nguyen, SOITEC Sri Samavedam, Freescale Horacio Mendez, SOI Industry
More informationAutomotive MOSFETs in Linear Applications: Thermal Instability
Application Note, V1.0, May 2005 Automotive MOSFETs in Linear Applications: Thermal Instability by Peter H. Wilson Automotive Power N e v e r s t o p t h i n k i n g. - 1 - Table of Content 1. Introduction...
More informationChapter 2 Sources of Variation
Chapter 2 Sources of Variation Variations in process, supply voltage and temperature (PVT) have always been an issue in Integrated Circuit (IC) Design. In digital circuits, PVT fluctuations affect the
More informationIntroduction to CMOS VLSI Design
Introduction to CMOS VLSI esign Slides adapted from: N. Weste,. Harris, CMOS VLSI esign, Addison-Wesley, 3/e, 24 Introduction Integrated Circuits: many transistors on one chip Very Large Scale Integration
More informationAN3022. Establishing the Minimum Reverse Bias for a PIN Diode in a High-Power Switch. 1. Introduction. Rev. V2
Abstract - An important circuit design parameter in a high-power p-i-n diode application is the selection of an appropriate applied dc reverse bias voltage. Until now, this important circuit parameter
More informationSilicon Sensors for CMS Tracker at High-Luminosity Environment - Challenges in particle detection -
timo.peltola@helsinki.fi Finnish Society for Natural Philosophy, Helsinki, 17 February 2015 Silicon Sensors for CMS Tracker at High-Luminosity Environment - Challenges in particle detection - Timo Peltola
More informationSEMICONDUCTOR I: Doping, semiconductor statistics (REF: Sze, McKelvey, and Kittel)
SEMICONDUCTOR I: Doping, semiconductor statistics (REF: Sze, McKelvey, and Kittel) Introduction Based on known band structures of Si, Ge, and GaAs, we will begin to focus on specific properties of semiconductors,
More informationFourth generation MOSFET model and its VHDL-AMS implementation
Fourth generation MOSFET model and its VHDL-AMS implementation Fabien Prégaldiny and Christophe Lallement fabien.pregaldiny@phase.c-strasbourg.fr ERM-PHASE, Parc d innovation, BP 10413, 67412 Illkirch
More informationTransconductance. (Saturated) MOSFET Small-Signal Model. The small-signal drain current due to v gs is therefore given by
11 (Saturated) MOSFET Small-Signal Model Transconductance Concept: find an equivalent circuit which interrelates the incremental changes in i D v GS v DS etc. for the MOSFET in saturation The small-signal
More informationCS257 Introduction to Nanocomputing
CS257 Introduction to Nanocomputing Overview of Crossbar-Based Computing John E Savage Overview Intro to NW growth methods Chemical vapor deposition and fluidic assembly Nano imprinting Nano stamping Four
More informationAnalyzing Electrical Effects of RTA-driven Local Anneal Temperature Variation
1 Analyzing Electrical Effects of RTA-driven Local Anneal Temperature Variation Vivek Joshi, Kanak Agarwal*, Dennis Sylvester, David Blaauw Electrical Engineering & Computer Science University of Michigan,
More informationImplementation Of High-k/Metal Gates In High-Volume Manufacturing
White Paper Implementation Of High-k/Metal Gates In High-Volume Manufacturing INTRODUCTION There have been significant breakthroughs in IC technology in the past decade. The upper interconnect layers of
More informationLAB IV. SILICON DIODE CHARACTERISTICS
LAB IV. SILICON DIODE CHARACTERISTICS 1. OBJECTIVE In this lab you are to measure I-V characteristics of rectifier and Zener diodes in both forward and reverse-bias mode, as well as learn to recognize
More informationDESIGN CHALLENGES OF TECHNOLOGY SCALING
DESIGN CHALLENGES OF TECHNOLOGY SCALING IS PROCESS TECHNOLOGY MEETING THE GOALS PREDICTED BY SCALING THEORY? AN ANALYSIS OF MICROPROCESSOR PERFORMANCE, TRANSISTOR DENSITY, AND POWER TRENDS THROUGH SUCCESSIVE
More informationApplication Notes FREQUENCY LINEAR TUNING VARACTORS FREQUENCY LINEAR TUNING VARACTORS THE DEFINITION OF S (RELATIVE SENSITIVITY)
FREQUENY LINEAR TUNING VARATORS FREQUENY LINEAR TUNING VARATORS For several decades variable capacitance diodes (varactors) have been used as tuning capacitors in high frequency circuits. Most of these
More informationNanoscale Resolution Options for Optical Localization Techniques. C. Boit TU Berlin Chair of Semiconductor Devices
berlin Nanoscale Resolution Options for Optical Localization Techniques C. Boit TU Berlin Chair of Semiconductor Devices EUFANET Workshop on Optical Localization Techniques Toulouse, Jan 26, 2009 Jan 26,
More informationLow-cost Printed Electronic Nose Gas Sensors for Distributed Environmental Monitoring
Low-cost Printed Electronic Nose Gas Sensors for Distributed Environmental Monitoring Vivek Subramanian Department of Electrical Engineering and Computer Sciences University of California, Berkeley RD83089901
More informationComposite Electromagnetic Wave Absorber Made of Permalloy or Sendust and Effect of Sendust Particle Size on Absorption Characteristics
PIERS ONLINE, VOL. 4, NO. 8, 2008 846 Composite Electromagnetic Wave Absorber Made of Permalloy or Sendust and Effect of Sendust Particle Size on Absorption Characteristics K. Sakai, Y. Wada, and S. Yoshikado
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 11 MOSFET part 2 guntzel@inf.ufsc.br I D -V DS Characteristics
More informationDigital Systems Ribbon Cables I CMPE 650. Ribbon Cables A ribbon cable is any cable having multiple conductors bound together in a flat, wide strip.
Ribbon Cables A ribbon cable is any cable having multiple conductors bound together in a flat, wide strip. Each dielectric configuration has different high-frequency characteristics. All configurations
More informationFabrication and Characterization of N- and P-Type a-si:h Thin Film Transistors
Fabrication and Characterization of N- and P-Type a-si:h Thin Film Transistors Engineering Practical Jeffrey Frederick Gold Fitzwilliam College University of Cambridge Lent 1997 FABRCATON AND CHARACTERZATON
More informationLecture 090 Large Signal MOSFET Model (3/24/10) Page 090-1
Lecture 9 Large Signal MOSFET Model (3/24/1) Page 9-1 LECTURE 9 LARGE SIGNAL MOSFET MODEL LECTURE ORGANIZATION Outline Introduction to modeling Operation of the MOS transistor Simple large signal model
More informationModule 7 : I/O PADs Lecture 33 : I/O PADs
Module 7 : I/O PADs Lecture 33 : I/O PADs Objectives In this lecture you will learn the following Introduction Electrostatic Discharge Output Buffer Tri-state Output Circuit Latch-Up Prevention of Latch-Up
More informationLecture 9 - MOSFET (I) MOSFET I-V Characteristics. October 6, 2005
6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 9-1 Lecture 9 - MOSFET (I) MOSFET I-V Characteristics October 6, 25 Contents: 1. MOSFET: cross-section, layout, symbols 2. Qualitative operation
More informationContents. State of the Art and Current Trends for Multiple Gate MOS Devices. Current, Charge and Capacitance Model for Multiple Gate MOSFETs
Contents Contents List of Publications... 5 List of Symbols...10 List of Figures... 16 Chapter 1 State of the Art and Current Trends for Multiple Gate MOS Devices 1A. Introduction... 5 1B. Compact modeling...
More informationDigital Integrated Circuit (IC) Layout and Design - Week 3, Lecture 5
igital Integrated Circuit (IC) Layout and esign - Week 3, Lecture 5! http://www.ee.ucr.edu/~rlake/ee134.html EE134 1 Reading and Prelab " Week 1 - Read Chapter 1 of text. " Week - Read Chapter of text.
More informationSolar Photovoltaic (PV) Cells
Solar Photovoltaic (PV) Cells A supplement topic to: Mi ti l S Micro-optical Sensors - A MEMS for electric power generation Science of Silicon PV Cells Scientific base for solar PV electric power generation
More informationCoating Technology: Evaporation Vs Sputtering
Satisloh Italy S.r.l. Coating Technology: Evaporation Vs Sputtering Gianni Monaco, PhD R&D project manager, Satisloh Italy 04.04.2016 V1 The aim of this document is to provide basic technical information
More informationTypes of Epitaxy. Homoepitaxy. Heteroepitaxy
Epitaxy Epitaxial Growth Epitaxy means the growth of a single crystal film on top of a crystalline substrate. For most thin film applications (hard and soft coatings, optical coatings, protective coatings)
More informationNatural Convection. Buoyancy force
Natural Convection In natural convection, the fluid motion occurs by natural means such as buoyancy. Since the fluid velocity associated with natural convection is relatively low, the heat transfer coefficient
More informationChapter 1 Introduction to The Semiconductor Industry 2005 VLSI TECH. 1
Chapter 1 Introduction to The Semiconductor Industry 1 The Semiconductor Industry INFRASTRUCTURE Industry Standards (SIA, SEMI, NIST, etc.) Production Tools Utilities Materials & Chemicals Metrology Tools
More informationSupporting information
Supporting information Ultrafast room-temperature NH 3 sensing with positively-gated reduced graphene oxide field-effect transistors Ganhua Lu 1, Kehan Yu 1, Leonidas E. Ocola 2, and Junhong Chen 1 * 1
More informationUnderstanding the p-n Junction by Dr. Alistair Sproul Senior Lecturer in Photovoltaics The Key Centre for Photovoltaic Engineering, UNSW
Understanding the p-n Junction by Dr. Alistair Sproul Senior Lecturer in Photovoltaics The Key Centre for Photovoltaic Engineering, UNSW The p-n junction is the fundamental building block of the electronic
More informationFUNDAMENTAL PROPERTIES OF SOLAR CELLS
FUNDAMENTAL PROPERTIES OF SOLAR CELLS January 31, 2012 The University of Toledo, Department of Physics and Astronomy SSARE, PVIC Principles and Varieties of Solar Energy (PHYS 4400) and Fundamentals of
More informationEvaluation of the Surface State Using Charge Pumping Methods
Evaluation of the Surface State Using Charge Pumping Methods Application Note 4156-9 Agilent 4155C/4156C Semiconductor Parameter Analyzer Introduction As device features get smaller, hot carrier induced
More informationTechnology Developments Towars Silicon Photonics Integration
Technology Developments Towars Silicon Photonics Integration Marco Romagnoli Advanced Technologies for Integrated Photonics, CNIT Venezia - November 23 th, 2012 Medium short reach interconnection Example:
More informationCopyright 2000 IEEE. Reprinted from IEEE MTT-S International Microwave Symposium 2000
Copyright 2000 IEEE Reprinted from IEEE MTT-S International Microwave Symposium 2000 This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE
More informationMOS Capacitor CHAPTER OBJECTIVES
Hu_ch05v3.fm Page 157 Friday, February 13, 2009 2:38 PM 5 MOS Capacitor CHAPTER OBJECTIVES This chapter builds a deep understanding of the modern MOS (metal oxide semiconductor) structures. The key topics
More informationELEC 3908, Physical Electronics, Lecture 15. BJT Structure and Fabrication
ELEC 3908, Physical Electronics, Lecture 15 Lecture Outline Now move on to bipolar junction transistor (BJT) Strategy for next few lectures similar to diode: structure and processing, basic operation,
More informationSiC activities at Linköping University
SiC activities at Linköping University A. Henry and E. Janzén SiC : Prof. Erik Janzen growth (bulk and epi) defect and characterisation Nitride : Prof. Bo Monemar growth optical characterisation Electronic
More informationMethods of plasma generation and plasma sources
Methods of plasma generation and plasma sources PlasTEP trainings course and Summer school 2011 Warsaw/Szczecin Indrek Jõgi, University of Tartu Partfinanced by the European Union (European Regional Development
More informationVacuum Evaporation Recap
Sputtering Vacuum Evaporation Recap Use high temperatures at high vacuum to evaporate (eject) atoms or molecules off a material surface. Use ballistic flow to transport them to a substrate and deposit.
More informationSilicon-On-Glass MEMS. Design. Handbook
Silicon-On-Glass MEMS Design Handbook A Process Module for a Multi-User Service Program A Michigan Nanofabrication Facility process at the University of Michigan March 2007 TABLE OF CONTENTS Chapter 1...
More informationA PHYSICAL MODEL FOR MOSFET OUTPUT RESISTANCE. by J. H. Huang, 2. H. Liu, M. C. Jeng, P. K. KO, C. Hu. Memorandum No.
A PHYSICAL MODEL FOR MOSFET OUTPUT RESISTANCE by J. H. Huang, 2. H. Liu, M. C. Jeng, P. K. KO, C. Hu Memorandum No. UCB/ERL M93/56 21 July 1993 A PHYSICAL MODEL FOR MOSFET OUTPUT RESISTANCE by J. H. Huang,
More informationChapter 2 The Study on Polycrystalline Pentacene Thin Film Transistors
Chapter 2 The Study on Polycrystalline Pentacene Thin Film Transistors 2.1 Introduction Recent focus and attention on organic thin film transistors (TFTs) resulted in dramatic performance improvements
More informationLecture 9 - MOSFET (I) MOSFET I-V Characteristics. March 6, 2003
6.12 - Microelectronic Devices and Circuits - Spring 23 Lecture 9-1 Lecture 9 - MOSFET (I) MOSFET I-V Characteristics March 6, 23 Contents: 1. MOSFET: cross-section, layout, symbols 2. Qualitative operation
More informationAn analytical gate tunneling current model for MOSFETs
Физика и техника полупроводников, 2012, том 46, вып. 3 An analytical gate tunneling current model for MOSFETs Iman Abaspur Kazerouni, Seyed Ebrahim Hosseini Electrical and Computer Department, Sabzevar
More informationSolar Cell Parameters and Equivalent Circuit
9 Solar Cell Parameters and Equivalent Circuit 9.1 External solar cell parameters The main parameters that are used to characterise the performance of solar cells are the peak power P max, the short-circuit
More information5.11 THE JUNCTION FIELD-EFFECT TRANSISTOR (JFET)
This material is from a previous edition of Microelectronic Circuits. These sections provide valuable information, but please note that the references do not correspond to the 6th or 7th edition of the
More informationBasic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati
Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Module: 2 Bipolar Junction Transistors Lecture-2 Transistor
More informationYrd. Doç. Dr. Aytaç Gören
H2 - AC to DC Yrd. Doç. Dr. Aytaç Gören ELK 2018 - Contents W01 Basic Concepts in Electronics W02 AC to DC Conversion W03 Analysis of DC Circuits W04 Transistors and Applications (H-Bridge) W05 Op Amps
More informationAN900 APPLICATION NOTE
AN900 APPLICATION NOTE INTRODUCTION TO SEMICONDUCTOR TECHNOLOGY INTRODUCTION by Microcontroller Division Applications An integrated circuit is a small but sophisticated device implementing several electronic
More information5V Tolerance Techniques for CoolRunner-II Devices
Application Note: Coolunner-II CPLDs XAPP429 (v1.0) August 8, 2003 5V Tolerance Techniques for Summary This document describes several different methods for interfacing 5V signals to Coolunner - II devices.
More informationMass production, R&D Failure analysis. Fault site pin-pointing (EM, OBIRCH, FIB, etc. ) Bottleneck Physical science analysis (SEM, TEM, Auger, etc.
Failure Analysis System for Submicron Semiconductor Devices 68 Failure Analysis System for Submicron Semiconductor Devices Munetoshi Fukui Yasuhiro Mitsui, Ph. D. Yasuhiko Nara Fumiko Yano, Ph. D. Takashi
More informationLecture 17 The Bipolar Junction Transistor (I) Forward Active Regime
Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime Outline The Bipolar Junction Transistor (BJT): structure and basic operation I-V characteristics in forward active regime Reading Assignment:
More informationHighly Scalable NAND Flash Memory Cell Design Embracing Backside Charge Storage
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.15, NO.2, APRIL, 2015 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2015.15.2.286 ISSN(Online) 2233-4866 Highly Scalable NAND Flash Memory Cell
More informationOptical Hyperdoping: Transforming Semiconductor Band Structure for Solar Energy Harvesting
Optical Hyperdoping: Transforming Semiconductor Band Structure for Solar Energy Harvesting 3G Solar Technologies Multidisciplinary Workshop MRS Spring Meeting San Francisco, CA, 5 April 2010 Michael P.
More informationRecent developments in high bandwidth optical interconnects. Brian Corbett. www.tyndall.ie
Recent developments in high bandwidth optical interconnects Brian Corbett Outline Introduction to photonics for interconnections Polymeric waveguides and the Firefly project Silicon on insulator (SOI)
More information