MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

Similar documents
74LVX132 Low Voltage Quad 2-Input NAND Schmitt Trigger

CD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary Counters

74VHC112 Dual J-K Flip-Flops with Preset and Clear

MM74HC174 Hex D-Type Flip-Flops with Clear

MM74HC273 Octal D-Type Flip-Flops with Clear

FSAL200 Wide Bandwidth Quad 2:1 Analog Multiplexer / De-multiplexer Switch

MM74HC14 Hex Inverting Schmitt Trigger

SS32 - S310 Schottky Rectifier

FDD V P-Channel PowerTrench MOSFET -40V, -14A, 44mΩ Features

MBR20200CT Dual High Voltage Schottky Rectifier

MM74HC4538 Dual Retriggerable Monostable Multivibrator

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

1N5401-1N5408 General-Purpose Rectifiers

P6KE6V8(C)A - P6KE440(C)A 600 W Transient Voltage Suppressors

Description. TO-220F FDPF Series. Symbol Parameter FDP26N40 FDPF26N40 Units V DSS Drain to Source Voltage 400 V V GSS Gate to Source Voltage ±30 V

SS22 - S210 Schottky Rectifier

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

S1A - S1M General Purpose Rectifiers

BD135 / 137 / 139 NPN Epitaxial Silicon Transistor

N-Channel Logic Level Enhancement Mode Field Effect Transistor. Features. TA=25 o C unless otherwise noted

CD4013BC Dual D-Type Flip-Flop

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

RS1A - RS1M Fast Rectifiers

QRE1113, QRE1113GR Minature Reflective Object Sensor

TIP41A / TIP41B / TIP41C NPN Epitaxial Silicon Transistor

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs

Features. TA=25 o C unless otherwise noted

74AC139 74ACT139 Dual 1-of-4 Decoder/Demultiplexer

Features. T A=25 o C unless otherwise noted. Symbol Parameter Ratings Units. (Note 1b) 0.46

MID400 AC Line Monitor Logic-Out Device

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

BC546 / BC547 / BC548 / BC549 / BC550 NPN Epitaxial Silicon Transistor

FGH40N60UFD 600 V, 40 A Field Stop IGBT

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

Applications. Pin 1 TOP. WL-CSP 0.8X0.8 Thin

CD4013BC Dual D-Type Flip-Flop

FMBS2383 NPN Epitaxial Silicon Transistor

DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs

BD434/436/438. Symbol Parameter Value Units V CBO Collector-Base Voltage : BD434 : BD436 : BD438

Features. I-PAK FQU Series

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

Features 1.7 A, 20 V. R DS(ON) Symbol Parameter Ratings Units

74AC191 Up/Down Counter with Preset and Ripple Clock

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

Features S 1. TA=25 o C unless otherwise noted. (Note 1b) 0.8

DM74LS00 Quad 2-Input NAND Gate

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

FQPF2N70. N-Channel QFET MOSFET 700 V, 2.0 A, 6.3 Ω. FQPF2N70 N-Channel QFET MOSFET. Absolute Maximum Ratings T C = 25 C unless otherwise noted.

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

FPF2163/4/5 Full Function Load Switch with Adjustable Current Limit

74AC138 74ACT138 1-of-8 Decoder/Demultiplexer

FDS6679AZ P-Channel PowerTrench MOSFET -30V, -13A, 9mΩ General Description

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

DM74LS151 1-of-8 Line Data Selector/Multiplexer

DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers

BUZ11. 30A, 50V, Ohm, N-Channel Power MOSFET. Features. [ /Title (BUZ1 1) /Subject. (30A, 50V, Ohm, N- Channel. Ordering Information

QFET TM FQP50N06. Features. TO-220 FQP Series

Symbol Parameter Ratings Units V DSS Drain-to-Source Voltage 80 V V GS Gate-to-Source Voltage ±20 V Drain Current - Continuous (V

MM74C74 Dual D-Type Flip-Flop

MC14008B. 4-Bit Full Adder

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop

DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

DM74LS05 Hex Inverters with Open-Collector Outputs

MC14001B Series. B Suffix Series CMOS Gates MC14001B, MC14011B, MC14023B, MC14025B, MC14071B, MC14073B, MC14081B, MC14082B

FQP5N60C / FQPF5N60C N-Channel QFET MOSFET

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

IRF840. 8A, 500V, Ohm, N-Channel Power MOSFET. Features. Ordering Information. Symbol. Packaging. Data Sheet January 2002

BDX33/A/B/C. Symbol Parameter Value Units V CBO Collector-Base Voltage : BDX33 : BDX33A : BDX33B : BDX33C

FODM3011, FODM3012, FODM3022, FODM3023, FODM3052, FODM Pin Full Pitch Mini-Flat Package Random-Phase Triac Driver Output Optocouplers

Description. For Fairchild s definition of Eco Status, please visit:

DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

IRF640, RF1S640, RF1S640SM

IRF A, 100V, Ohm, N-Channel Power MOSFET. Features. Ordering Information. Symbol. Packaging. Data Sheet January 2002

LM78XX / LM78XXA 3-Terminal 1 A Positive Voltage Regulator

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

Features I-PAK (TO-251AA) T A=25 o C unless otherwise noted. Symbol Parameter Ratings Units

CD4008BM CD4008BC 4-Bit Full Adder

MC14175B/D. Quad Type D Flip-Flop


74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

74HC165; 74HCT bit parallel-in/serial out shift register

MC74HC132A. Quad 2-Input NAND Gate with Schmitt-Trigger Inputs. High Performance Silicon Gate CMOS

74HC4040; 74HCT stage binary ripple counter

74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

74HC393; 74HCT393. Dual 4-bit binary ripple counter

MADR TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.

74HCU General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

74HC154; 74HCT to-16 line decoder/demultiplexer

3-to-8 line decoder, demultiplexer with address latches

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

Description. Table 1. Device summary. Order code Temperature range Package Packing Marking

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.

74HC74; 74HCT General description. 2. Features and benefits. 3. Ordering information

TA = 25 C unless otherwise noted. Symbol Parameter Value Units

Transcription:

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register Features Typical operating frequency: 50MHz Typical propagation delay: 19ns (clock to Q) Wide operating supply voltage range: 2V to 6V Low input current: 1µA maximum Low quiescent supply current: 80µA maximum (74HC Series) Fanout of 10 LS-TTL loads General Description February 2008 The MM74HC164 utilizes advanced silicon-gate CMOS technology. It has the high noise immunity and low consumption of standard CMOS integrated circuits. It also offers speeds comparable to low power Schottky devices. This 8-bit shift register has gated serial inputs and CLEAR. Each register bit is a D-type master/slave flipflop. Inputs A & B permit complete control over the incoming data. A LOW at either or both inputs inhibits entry of new data and resets the first flip-flop to the low level at the next clock pulse. A high level on one input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is HIGH or LOW, but only information meeting the setup and hold time requirements will be entered. Data is serially shifted in and out of the 8-bit register during the positive going transition of the clock pulse. Clear is independent of the clock and accomplished by a low level at the CLEAR input. The 74HC logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V CC and ground. Ordering Information Order Number Package Number Device also available in Tape and Reel. Specify by appending suffix letter X to the ordering number. All packages are lead free per JEDEC: J-STD-020B standard. Package Description MM74HC164M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow MM74HC164MTC MTC14 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide MM74HC164N N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide MM74HC164 Rev. 1.5.0

Connection Diagram Logic Diagram Top View Truth Table Inputs Outputs Clear Clock A B Q A Q B... Q H L X X X L L... L H L X X Q AO Q BO... Q HO H H H H Q An... Q Gn H L X L Q A... Q Gn H X L L Q An... Q Gn H = HIGH Level (steady state) L = LOW Level (steady state) X = Irrelevant (any input, including transitions) = Transition from LOW-to-HIGH level. Q AO, Q BO, Q HO = the level of Q A, Q B, or Q H, respectively, before the indicated steady state input conditions were established. Q An, Q Gn = The level of Q A or Q G before the most recent transition of the clock; indicated a one-bit shift. MM74HC164 Rev. 1.5.0 2

Absolute Maximum Ratings (1) Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. Symbol Parameter Rating V CC Supply Voltage 0.5 to +7.0V V IN DC Input Voltage 1.5 to V CC +1.5V V OUT DC Output Voltage 0.5 to V CC +0.5V I IK, I OK Clamp Diode Current ±20mA I OUT DC Output Current, per pin ±25mA I CC DC V CC or GND Current, per pin ±50mA T STG Storage Temperature Range 65 C to +150 C P D Power Dissipation Note 2 600mW S.O. Package only 500mW T L Lead Temperature (Soldering 10 seconds) 260 C Notes: 1. Unless otherwise specified all voltages are referenced to ground. 2. Power Dissipation temperature derating plastic N package: 12mW/ C from 65 C to 85 C. Recommended Operating Conditions The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings. Symbol Parameter Min. Max. Units V CC Supply Voltage 2 6 V V IN, V OUT DC Input or Output Voltage 0 V CC V T A Operating Temperature Range 40 +85 C t r, t f Input Rise or Fall Times V CC = 2.0V 1000 ns V CC = 4.5V 500 ns V CC = 6.0V 400 ns MM74HC164 Rev. 1.5.0 3

DC Electrical Characteristics (3) Symbol Parameter V CC (V) Conditions V IH V IL V OH V OL I IN I CC Minimum HIGH Level Input Voltage Maximum LOW Level Input Voltage Minimum HIGH Level Output Voltage Maximum LOW Level Output Voltage Maximum Input Current Maximum Quiescent Supply Current T A = 25 C T A = 40 C to 85 C T A = 55 C to 125 C Units Note: 3. For a power supply of 5V ±10% the worst case output voltages (V OH, and V OL ) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V IH and V IL occur at V CC = 5.5V and 4.5V respectively. (The V IH value at 5.5V is 3.85V.) The worst case leakage current (I IN, I CC, and I OZ ) occur for CMOS at the higher voltage and so the 6.0V values should be used. Typ. Guaranteed Limits 2.0 1.5 1.5 1.5 V 4.5 3.15 3.15 3.15 6.0 4.2 4.2 4.2 2.0 0.5 0.5 0.5 V 4.5 1.35 1.35 1.35 6.0 1.8 1.8 1.8 2.0 V IN = V IH or V IL, 2.0 1.9 1.9 1.9 V 4.5 I OUT 20µA 4.5 4.4 4.4 4.4 6.0 6.0 5.9 5.9 5.9 4.5 V IN = V IH or V IL, 4.2 3.98 3.84 3.7 I OUT 4.0mA 6.0 V IN = V IH or V IL, I OUT 5.2mA 5.7 5.48 5.34 5.2 2.0 V IN = V IH or V IL, 0 0.1 0.1 0.1 V 4.5 I OUT 20µA 0 0.1 0.1 0.1 6.0 0 0.1 0.1 0.1 4.5 V IN = V IH or V IL, 0.2 0.26 0.33 0.4 I OUT 4.0mA 6.0 V IN = V IH or V IL, I OUT 5.2mA 0.2 0.26 0.33 0.4 6.0 V IN = V CC or GND ±0.1 ±1.0 ±1.0 µa 6.0 V IN = V CC or GND, I OUT = 0µA 8.0 80 160 µa AC Electrical Characteristics V CC = 5V, T A = 25 C, C L = 15pF, t r = t f = 6ns Symbol Parameter Conditions Typ. Guaranteed Limit Units f MAX Maximum Operating Frequency 30 MHz t PHL, t PLH Maximum Propagation Delay, Clock to 19 30 ns Output t PHL Maximum Propagation Delay, Clear to 23 35 ns Output t REM Minimum Removal Time, Clear to Clock 2 0 ns t S Minimum Setup Time, Data to Clock 12 20 ns t H Minimum Hold Time, Clock to Data 1 5 ns t W Minimum Pulse Width, Clear or Clock 10 16 ns MM74HC164 Rev. 1.5.0 4

AC Electrical Characteristics C L = 50pF, t r = t f = 6ns (unless otherwise specified) Symbol Parameter V CC (V) Conditions f MAX t PHL, t PLH t PHL t REM t S t H t W t THL, t TLH t r, t f C PD C IN Maximum Operating Frequency Maximum Propagation Delay, Clock to Output Maximum Propagation Delay, Clear to Output Minimum Removal Time, Clear to Clock Minimum Setup Time, Data to Clock Minimum Hold Time, Clock to Data Minimum Pulse Width Clear or Clock Maximum Output Rise and Fall Time Maximum Input Rise and Fall Time T A = 25 C Typ. T A = 40 C to 85 C T A = 55 C to 125 C Guaranteed Limits Units 2.0 5 4 3 MHz 4.5 27 21 18 6.0 31 24 20 2.0 115 175 218 254 ns 4.5 13 35 44 51 6.0 20 30 38 44 2.0 140 205 256 297 ns 4.5 28 41 51 59 6.0 24 35 44 51 2.0 7 0 0 0 ns 4.5 3 0 0 0 6.0 2 0 0 0 2.0 25 100 125 150 ns 4.5 14 20 25 30 6.0 12 17 21 25 2.0 2 5 5 5 ns 4.5 0 5 5 5 6.0 1 5 5 5 2.0 22 80 100 120 ns 4.5 11 16 20 24 6.0 10 14 18 20 2.0 75 95 110 ns 4.5 15 19 22 6.0 13 16 19 2.0 1000 1000 1000 ns 4.5 500 500 500 6.0 400 400 400 Power Dissipation Capacitance (4) 5.0 (per package) 150 pf Maximum Input 5 10 10 10 pf Capacitance Note: 4. C PD determines the no load dynamic power consumption, P D = C PD V CC 2 f + I CC V CC, and the no load dynamic current consumption, I S = C PD V CC f + I CC. MM74HC164 Rev. 1.5.0 5

Physical Dimensions 6.00 PIN ONE INDICATOR 1.75 MAX 1.50 1.25 14 1 8.75 8.50 7.62 1.27 0.51 0.35 (0.33) 8 7 0.25 A 0.25 0.10 B 4.00 3.80 M C B A C 0.10 C 0.65 1.70 1.27 LAND PATTERN RECOMMENDATION SEE DETAIL A 5.60 0.25 0.19 R0.10 R0.10 8 0 0.50 0.25 X45 GAGE PLANE 0.36 NOTES: UNLESS OTHERWISE SPECIFIED A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AB, ISSUE C, B) ALL DIMENSIONS ARE IN MILLIMETERS. C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS. D) LANDPATTERN STANDARD: SOIC127P600X145-14M E) DRAWING CONFORMS TO ASME Y14.5M-1994 F) DRAWING FILE NAME: M14AREV13 0.90 0.50 (1.04) DETAIL A SCALE: 20:1 SEATING PLANE Figure 1. 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild s worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products. Always visit Fairchild Semiconductor s online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/ MM74HC164 Rev. 1.5.0 6

Physical Dimensions (Continued) 0.43 TYP 0.65 1.65 0.45 6.10 12.00 TOP & BOTTOM R0.09 min A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6 B. DIMENSIONS ARE IN MILLIMETERS C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1982 E. LANDPATTERN STANDARD: SOP65P640X110-14M F. DRAWING FILE NAME: MTC14REV6 1.00 R0.09min Figure 2. 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild s worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products. Always visit Fairchild Semiconductor s online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/ MM74HC164 Rev. 1.5.0 7

Physical Dimensions (Continued) (1.74) 19.56 18.80 14 8 1 1.77 1.14 7 6.60 6.09 3.56 3.30 5.33 MAX 0.38 MIN 8.12 7.62 3.81 0.58 3.17 0.35 8.82 2.54 0.35 0.20 NOTES: UNLESS OTHERWISE SPECIFIED THIS PACKAGE CONFORMS TO A) JEDEC MS-001 VARIATION BA B) ALL DIMENSIONS ARE IN MILLIMETERS. DIMENSIONS ARE EXCLUSIVE OF BURRS, C) MOLD FLASH, AND TIE BAR EXTRUSIONS. D) DIMENSIONS AND TOLERANCES PER ASME Y14.5-1994 E) DRAWING FILE NAME: MKT-N14AREV7 Figure 3. 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild s worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products. Always visit Fairchild Semiconductor s online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/ MM74HC164 Rev. 1.5.0 8

TRADEMARKS The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks. ACEx Build it Now CorePLUS CROSSVOLT CTL Current Transfer Logic EcoSPARK EZSWITCH * Fairchild Fairchild Semiconductor FACT Quiet Series FACT FAST FastvCore FlashWriter * FPS FRFET Global Power Resource SM Green FPS Green FPS e-series GTO i-lo IntelliMAX ISOPLANAR MegaBuck MICROCOUPLER MicroFET MicroPak MillerDrive Motion-SPM OPTOLOGIC OPTOPLANAR PDP-SPM Power220 POWEREDGE Power-SPM PowerTrench Programmable Active Droop QFET QS QT Optoelectronics Quiet Series RapidConfigure SMART START SPM STEALTH SuperFET SuperSOT -3 SuperSOT -6 SuperSOT -8 SupreMOS SyncFET The Power Franchise TinyBoost TinyBuck TinyLogic TINYOPTO TinyPower TinyPWM TinyWire µserdes UHC Ultra FRFET UniFET VCX *EZSWITCH and FlashWriter are trademarks of System General Corporation, used under license by Fairchild Semiconductor. DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS. LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user. 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. PRODUCT STATUS DEFINITIONS Definition of Terms Datasheet Identification Product Status Definition Advance Information Preliminary No Identification Needed Obsolete Formative or In Design First Production Full Production Not In Production This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design. This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only. Rev. I33 MM74HC164 Rev. 1.5.0 9

Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Fairchild Semiconductor: MM74HC164MTC MM74HC164M MM74HC164MX MM74HC164MTCX