APPLICATION NOTE 1856 Signal Integrity vs. Transmission Rate and Cable Length for LVDS Serializers

Similar documents
Jitter Measurements in Serial Data Signals

11. High-Speed Differential Interfaces in Cyclone II Devices

Step Response of RC Circuits

Ultra640 SCSI Measured Data from Cables & Backplanes

Sheilded CATx Cable Characteristics

Physical Layer Compliance Testing for 100BASE-TX

1+1 PROTECTION WITHOUT RELAYS USING IDT82V2044/48/48L & IDT82V2054/58/58L HITLESS PROTECTION SWITCHING

Frequency Response of Filters

Selecting the Optimum PCI Express Clock Source

Performance of LVDS With Different Cables

Op-Amp Simulation EE/CS 5720/6720. Read Chapter 5 in Johns & Martin before you begin this assignment.

USB 3.0 CDR Model White Paper Revision 0.5

EXPERIMENT NUMBER 5 BASIC OSCILLOSCOPE OPERATIONS

NRZ Bandwidth - HF Cutoff vs. SNR

Transmission of High-Speed Serial Signals Over Common Cable Media

High-Speed Gigabit Data Transmission Across Various Cable Media at Various Lengths and Data Rate

PCM Encoding and Decoding:

TAN-030 Application Note Performance Characteristics of the XRT7300 Device for DS3 Applications Rev. 1.00

PLL frequency synthesizer

Massachusetts Institute of Technology

The Effect of Network Cabling on Bit Error Rate Performance. By Paul Kish NORDX/CDT

Note monitors controlled by analog signals CRT monitors are controlled by analog voltage. i. e. the level of analog signal delivered through the

SIGNAL GENERATORS and OSCILLOSCOPE CALIBRATION

ENGINEERING COMMITTEE Interface Practices Subcommittee AMERICAN NATIONAL STANDARD ANSI/SCTE Test Method for AC to DC Power Supplies

This paper will explain some of the more important factors on how UTP wires work; specifically it will cover the following:

8B/10B Coding 64B/66B Coding

Electrical Compliance Test Specification SuperSpeed Universal Serial Bus

EMC countermeasures for High-Speed Differential Interfaces

PCI Express Transmitter PLL Testing A Comparison of Methods. Primer

Application Note. Line Card Redundancy Design With the XRT83SL38 T1/E1 SH/LH LIU ICs

How To Counter Noise Noise From A Low Voltage Differential Signaling Circuit

The Next Generation of Cable Technology. A technology primer from NORDX/CDT By, Eric d Allmen

Successfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance

The 2N3393 Bipolar Junction Transistor

AN Application Note: FCC Regulations for ISM Band Devices: MHz. FCC Regulations for ISM Band Devices: MHz

The Effective Number of Bits (ENOB) of my R&S Digital Oscilloscope Technical Paper

DS2186. Transmit Line Interface FEATURES PIN ASSIGNMENT

Electrical Resonance

Automotive Ethernet Compliance Testing

Optical Fibres. Introduction. Safety precautions. For your safety. For the safety of the apparatus

Solar monitoring gateway quick start guide

Output Ripple and Noise Measurement Methods for Ericsson Power Modules

RC Circuits and The Oscilloscope Physics Lab X

The effect of temperature on the bandwidth of telecommunications cabling in commercial buildings. Focus on the IBDN System 4800LX from NORDX/CDT

RF Measurements Using a Modular Digitizer

Reducing Electromagnetic Interference (EMI) With Low Voltage Differential Signaling (LVDS)

Spread-Spectrum Crystal Multiplier DS1080L. Features

VITESSE SEMICONDUCTOR CORPORATION. 16:1 Multiplexer. Timing Generator. CMU x16

V CC TOP VIEW. f SSO = 20MHz to 134MHz (DITHERED)

Application Note. PCIEC-85 PCI Express Jumper. High Speed Designs in PCI Express Applications Generation GT/s

AMP CO Plus Insert for Cat. 6 A Applications

An Ethernet Cable Discharge Event (CDE) Test and Measurement System

CONDUCTED EMISSION MEASUREMENT OF A CELL PHONE PROCESSOR MODULE

ISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.7

Electrical Compliance Test Specification SuperSpeed Universal Serial Bus

USB 3.0 Jitter Budgeting White Paper Revision 0.5

Transistor Amplifiers

LAB 7 MOSFET CHARACTERISTICS AND APPLICATIONS

8 Gbps CMOS interface for parallel fiber-optic interconnects

SFP-TX 1000BASE-T SFP Transceiver 10/100/1000M SFP Transceiver

Networking 101 (Networking Basics) Presentation to UCHUG - 1/03/07 G. Skalka

1000BASE-T and 10/100/1000BASE-T Copper SFP Transceiver

Source-Synchronous Serialization and Deserialization (up to 1050 Mb/s) Author: NIck Sawyer

81110A Pulse Pattern Generator Simulating Distorted Signals for Tolerance Testing

HIGH RELIABILITY POWER SUPPLY TESTING

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

CAN Bus Transceivers Operate from 3.3V or 5V and Withstand ±60V Faults

Chapter 6: From Digital-to-Analog and Back Again

An Overview of the Electrical Validation of 10BASE-T, 100BASE-TX, and 1000BASE-T Devices

This application note is written for a reader that is familiar with Ethernet hardware design.

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT BIT DIFFERENTIAL ADC WITH I2C LTC2485 DESCRIPTION

Digital Systems Ribbon Cables I CMPE 650. Ribbon Cables A ribbon cable is any cable having multiple conductors bound together in a flat, wide strip.

Lab 1: The Digital Oscilloscope

FREQUENCY RESPONSE OF AN AUDIO AMPLIFIER

WHY DIFFERENTIAL? instruments connected to the circuit under test and results in V COMMON.

Eye Doctor II Advanced Signal Integrity Tools

1. ANSI T T1

T = 1 f. Phase. Measure of relative position in time within a single period of a signal For a periodic signal f(t), phase is fractional part t p

Conversion Between Analog and Digital Signals

XR-T5683A PCM Line Interface Chip

DS2187 Receive Line Interface

Data Communications Competence Center

INSTRUMENTATION AND CONTROL TUTORIAL 3 SIGNAL PROCESSORS AND RECEIVERS

Sending A/V Signals Over Twisted Pair Cables: An Introduction. What is A/V over twisted pair?... 2

74F168*, 74F169 4-bit up/down binary synchronous counter

AMERICAN NATIONAL STANDARD

NMEA 0183 INSTALLATION AND OPERATING GUIDELINES

Clock Recovery in Serial-Data Systems Ransom Stephens, Ph.D.

Discussion Paper Category 6 vs Category 5e Cabling Systems and Implications for Voice over IP Networks

Electronics. Discrete assembly of an operational amplifier as a transistor circuit. LD Physics Leaflets P

The Evolution of Copper Cabling Systems from Cat5 to Cat5e to Cat6 Copper Cabling Standards and Technical Aspects

10-3. SYSTEM TESTING AND DOCUMENTATION

Operational Amplifier - IC 741

TESTS OF 1 MHZ SIGNAL SOURCE FOR SPECTRUM ANALYZER CALIBRATION 7/8/08 Sam Wetterlin

6-BIT UNIVERSAL UP/DOWN COUNTER

Hideo Okawara s Mixed Signal Lecture Series. DSP-Based Testing Fundamentals 46 Per-pin Signal Generator

A Laser Scanner Chip Set for Accurate Perception Systems

R&Mfreenet Advanced Cat 6 A Unshielded Connection Module

10/100/1000BASE-T SFP Transceiver

Transcription:

Maxim > Design Support > Technical Documents > Application Notes > Basestations/Wireless Infrastructure > APP 1856 Maxim > Design Support > Technical Documents > Application Notes > High-Speed Interconnect > APP 1856 Keywords: serial link, integrity, serializer, serialiser, deserializer, deserialiser, LVDS, cable length, jitter, data rate, signal integrity, serial data links, LVDS serializer deserializer APPLICATION NOTE 1856 Signal Integrity vs. Transmission Rate and Cable Length for LVDS Serializers Jan 17, 2003 Abstract: This application note contains an investigation into the signal integrity of serial data links versus cable length. Jitter measurements were performed using the MAX9207/MAX9208 LVDS serializer/deserializer pair using various lengths of cable. Results are tabulated for jitter and maximum data rate versus cable length. Introduction The MAX9205/9207 serializers and MAX9206/9208 deserializers are designed to transmit high-speed data over a point-to-point interconnection. The serial "payload" data rate is 400Mbps to 600Mbps for the MAX9207-MAX9208 and is 160Mbps to 400Mbps for the MAX9205-MAX9206. Both pairs have the same configuration and differ only in operating frequency. In this app note we will focus on the higher data rate MAX9207 serializer. The serializer and deserializer can be used in applications needing fast data interconnections such as telecom/network backplane data exchanges, 3G cell phone basestation interconnection, and video display panel interfaces. The advantages of LVDS interconnection are simple configuration, low transmission power, low cost cable, high data rate, long reach, and low EMI. The LVDS standards (ANSI TIA/EIA-644 and IEEE 1596.3) specify the signal level, waveform, and timing, but not the cable type, data rate, bus structure, and link distance. They offer users the flexibility to apply LVDS signaling to various applications but require familiarity with the characteristics of LVDS on the data rate, bit error rate (BER), cable length, and cable type. This application note presents laboratory test results and analysis of the quality of LVDS signaling under different data rates and cable lengths. It is expected that this note will provide system designers with some guidance in their applications. Signal quality is quantified by measuring the jitter and amplitude of LVDS eye diagrams at various date rates and cable lengths. The eye diagram is used because it requires simple equipment and is easy to conduct compared to a BER test. A BER test requires a long test time. For instance, a BER test to verify an error rate of 10-12 needs at least 10 14 bits. At 400Mbps, almost 3 days would be required to send and receive 10 14 bits. To verify a BER of 10-13 would take a month. The jitter of an eye diagram is directly linked to the signal quality from which we can predict the reliability of the data link. Measurement Setup In the conducted tests, the LVDS signal is transmitted from the MAX9207 LVDS serializer. The MAX9207 Page 1 of 10

latches 10-bits of parallel input data, adds two overhead synchronization bits and transmits the serialized data stream through a single LVDS output. The parallel data clock (TCLK) can be as high as 60MHz. With the two synchronization bits included, the serial rate (called "link data rate" in the tables) is 12 x TCLK. The "payload" data rate (the transfer rate of the parallel data) is 10 x TCLK. The functional block of MAX9207 is shown in Figure 1. Figure 1. Function block diagram of the MAX9207. The test setup is shown in Figure 2. The 10-bit parallel data is generated by the Sony/Tektronix DG2020A digital signal generator. A repeating 512 random bit sequence is output to each bit of the MAX9207 parallel input. Each random sequence is generated by a 32-bit shift register with randomly selected coefficients. Each output has a different set of coefficients. The cable is unshielded Ethernet Category 5, AWG 24, twisted-pair. We tested various cable lengths: 5ft, 15ft, 30ft, and 60ft. One end of the cable is connected to the MAX9207 output using two through-holes (1A and 1B) on the MAX9207 EV board. The other end of the cable is terminated by a 100Ω resister. The eye diagram is measured on a Tektronix TDS784C oscilloscope using a Tektronix P6247 1.0GHz differential probe. The oscilloscope is synchronized with the MAX9207 parallel rate clock. Page 2 of 10

Figure 2. Eye diagram measurement setup. Test Results Four groups of tests are conducted. In each group, a different cable length is selected and the link data rate is varied from 480Mbps to 720Mbps. This link data rate includes the two synchronization bits, making the "payload" data rate from the 10-bit parallel input 400Mbps to 600Mbps. The total jitter t TJ is measured at the line of zero differential voltage and the quantity t UI is the duration of a bit symbol (see Figure 3). In addition to measuring t TJ, we also measure another jitter called marginal jitter t MJ related with differential voltage of the LVDS signal (see Figure 3). As shown in Figure 3, the jitter t MJ is measured from the center of the zero-crossing of eye-diagram to the point where the peak-to-peak differential voltage is equal to 300mV. With the marginal jitter t MJ, we can measure the margin for the data rate that can be reliably recovered by the deserializer MAX9208. The differential peak-to-peak voltage is defined as V P-P. V P-P is two times the magnitude of the difference of the single-ended voltages at the measurement point, or V P-P = 2 (V OUT+ ) - (V OUT- ). For example, at the measurement point, if V OUT+ = 1.35V and V OUT- = 1.10V relative to ground in the high state and V OUT+ = 1.10V and V OUT- = 1.35V relative to ground in the low state, then V P-P = 500mV. Since the measurements are made with a differential probe (which subtracts V OUT- from V OUT+ ) the eye diagrams show V P-P. Intuitively, t UI - t TJ is a measure of eye diagram width and V P-P is the amplitude. Page 3 of 10

Figure 3. Jitter measurement at zero differential voltage line. Table 1 records the measurements of the tests of the four groups with cable lengths from 5ft to 60ft. In the table, the link data rate is the actual rate on the LVDS link. Table 1. Total Jitter t TJ and Peak-to-Peak Differential Voltage V P-P of Eye Diagram Link Data Rate (Mbps) Symbol Duration t UI (ps) Total Jitter t TJ (ps)* Marginal Jitter t MJ (ps)* Differential Voltage V P-P (mv)* 5 feet 480 2083 100 130 936 540 1852 100 150 920 600 1667 100 160 912 660 1515 110 160 904 720 1389 110 160 895 15 feet 480 2083 130 200 808 540 1852 130 200 788 600 1667 130 210 768 660 1515 140 210 736 720 1389 140 220 704 30 feet 480 2083 230 320 564 540 1852 230 360 556 600 1667 230 360 530 660 1515 240 370 492 720 1389 240 380 450 60 feet 480 2083 300 540 436 540 1852 300 560 412 Page 4 of 10

600 1667 320 580 384 660 1515 340 600 348 720 1389 360 640 338 *Measurement resolutions for t TJ and V P-P are 10ps and 2mV, respectively. In Figures 4, 5 and 6, we plot the jitters and differential voltage versus the link data rate. Figure 4. Total jitter t TJ vs. link data rate. Page 5 of 10

Figure 5. Marginal jitter t MJ vs. link data rate. Figure 6. Differential voltage V P-P vs. link data rate. Page 6 of 10

From the measurements, we can observe a few facts. From 5ft to 30ft, t TJ and t MJ increase slowly vs. the link data rate. As the cable length increases to 60ft, the jitter increases rapidly with the link data rate. For jitter vs. cable length, both increase slowly below 15ft, and then much faster for 30ft and 60ft. For differential voltage vs. link data rate, V P-P changes almost linearly in terms of the link data rate. There is a big increment as the cable length goes from 15ft to 30ft. Overall, it shows that the LVDS signaling provided by the MAX9207 can have a long reach on low cost CAT-5 unshielded twisted cable. The MAX9208 deserializer is designed to receive the serialized data sent from the MAX9207. According to the data sheet of MAX9208, it can recover data reliably with the marginal jitter t MJ less than 720ps at 480Mbps and 320ps at 720Mbps. With a linear interpolation we get the upper limits of the marginal jitter for the rates between 480Mbps and 720Mbps (see Table 2). These upper limits provide us the criteria for determining the reliable transmission rates for various cable lengths. To provide a conservative result, we tighten the jitter upper limits by 10%. Table 3 shows the data rates the MAX9207 can transmit and the MAX9208 can recover reliably under different cable lengths in terms of the tightened jitter upper limits. Figure 7 plots these results in log scales. Table 2. Upper Limits of the Marginal Jitter for Different Link Data Rates Link Data Rate (Mbps) Symbol Duration t UI (ps) Upper Limits of Marginal Jitter t MJ (ps) 10%Tightened Upper Limits of Marginal Jitter t MJ (ps) 480 2083 720 648 540 1852 620 558 600 1667 520 468 660 1515 420 378 720 1389 320 288 Table 3. Maximum Link Data Rates under Tightened Upper Jitter Limits of Different Cable Lengths Cable Length Link Data Rate (Mbps) Measure Marginal Jitter t MJ (ps) 10% Tightened Upper Limits of Marginal Jitter t MJ (ps) 5ft 720 160 288 15ft 720 220 288 30ft 660 360 378 60ft 528 570 576 Page 7 of 10

Figure 7. Reliable link data rates for different cable lengths. The above results show that for 5ft and 15ft cables, the data rates are bounded by the highest operation data rate (720Mbps) of the MAX9207 serializer. As the cable length goes beyond 30ft, the data rate decreases as the length increases. Through these measurements, it demonstrates that the MAX9207/9208 serializer/deserializer pair can establish a reliable point-to-point high-speed data link with a single pair of CAT-5 cable for various applications. Figure 7 provides simple design guidance for users to select the cable length. To show some measured signals by the digital scope, Figure 8 presents the eye diagrams measured under the conditions in Table 3. 60ft, 528Mbps, t MJ = 560ps 30ft, 660Mbps, t MJ = 360ps Page 8 of 10

15ft, 720Mbps, t MJ = 220ps 5ft, 720Mbps, t MJ = 160ps Figure 8. Eye diagrams of different cable lengths. Since in some applications, it is preferred to use AC coupling between the serializer and deserializer by inserting two capacitors at the LVDS output pins. To demonstrate the effect of AC coupling, we inserted a 0.012µF ceramic chip capacitor in series with each serializer output.figure 9 shows the eye diagrams for DC and AC coupling of 15ft cable at the data rate of 720Mbps. Comparing the eye diagrams of the two cases, we see that AC coupling reduces the differential voltage and increases the jitter slightly. We can ignore the effect of AC coupling on the signal integrity as long as the signal has a good zero DC balance. 15ft, 720Mbps, DC coupling, t MJ = 220ps Figure 9. Eye diagrams of DC and AC coupling with 15ft cable. Conclusions 15ft, 720Mbps, AC coupling, t MJ = 240ps The eye diagram gives a good measure for LVDS signal quality. The jitter and the amplitude of the eye diagram are determined by serializer and cable characteristics. According to the character of the deserializer MAX9208, the marginal jitter t MJ can directly determine the data rate that can be reliably Page 9 of 10

transmitted and recovered over the link. This report provides a typical performance of the MAX9207 LVDS serializer across CAT-5 cable. The measured results serve as a design guideline for system interconnection. For applications where the cable is not CAT-5, the methodology of this report can be used but not the measured data. It should be noted that the cable's high frequency transmission line character is one of the key factors determining the signal quality. Related Parts MAX9205 10-Bit Bus LVDS Serializers Free Samples MAX9206 10-Bit Bus LVDS Deserializers Free Samples MAX9207 10-Bit Bus LVDS Serializers Free Samples MAX9208 10-Bit Bus LVDS Deserializers Free Samples More Information For Technical Support: http://www.maximintegrated.com/support For Samples: http://www.maximintegrated.com/samples Other Questions and Comments: http://www.maximintegrated.com/contact Application Note 1856: http://www.maximintegrated.com/an1856 APPLICATION NOTE 1856, AN1856, AN 1856, APP1856, Appnote1856, Appnote 1856 Copyright by Maxim Integrated Products Additional Legal Notices: http://www.maximintegrated.com/legal Page 10 of 10