USB 3.0 Jitter Budgeting White Paper Revision 0.5
|
|
|
- Anastasia Magdalen Norton
- 9 years ago
- Views:
Transcription
1 USB 3. Jitter Budgeting White Paper Revision.5 INTELLECTUAL PROPERTY DISCLAIMER THIS WHITE PAPER IS PROVIDED TO YOU AS IS WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE. THE AUTHORS OF THIS WHITE PAPER DISCLAIM ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY PROPRIETARY RIGHTS, RELATING TO USE OR IMPLEMENTATION OF INFORMATION IN THIS WHITE PAPER. THE PROVISION OF THIS WHITE PAPER TO YOU DOES NOT PROVIDE YOU WITH ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS. All product names are trademarks, registered trademarks, or servicemarks of their respective owners. Copyright 9, Hewlett-Packard Company, Intel Corporation, Microsoft Corporation, NEC Corporation, ST-NXP Wireless, and Texas Instruments. All rights reserved. 1
2 Abstract This document describes the methodology used to create the jitter budget for 5 Gb/s operation. The dual Dirac jitter model is introduced and the application of the model to the data channel is demonstrated. The effects of data scrambling on the channel jitter distribution is shown, and then is used to modify the channel jitter model by adding a random jitter component to the model. The system bit error ratio (BER) and jitter benefit of scrambling is demonstrated for USB SuperSpeed operation. Introduction The physical layer section (chapter 6) of the USB 3. specification defines the system jitter budget for SuperSpeed operation at 5 Gb/s. [1] This document describes the methodology used to create the budget, and shows how we use our knowledge of the characteristics of the jitter distribution of a channel over which scrambled data is transmitted to improve the performance of the system. We start by describing the system jitter model, the Dual Dirac model. We then show how the model applies to a typical high speed link. We then demonstrate how the jitter behavior of a data channel differs when carrying scrambled and non-scrambled data. Finally, we use our knowledge of the channel jitter behavior to modify the system jitter model in order to provide a more accurate jitter budget. System Jitter Model The jitter methodology for SuperSpeed USB follows the well known dual Dirac model. The model is described in more detail in references [] and [3], so we offer a brief overview here. In the Dual Dirac model, the density function (PDF) of jitter for the system is described by equation (1) JT = t 1 t DJ t + DJ σ ( t) ( t) DJ ( t) = e + dt πσ (1) Where JT(t) is the total jitter PDF for the system (t) is the PDF for the random (Gaussian) jitter in the system DJ(t) is the PDF for the deterministic (bounded) jitter in the system σ is the root-mean-square (RMS) value of the DJ is the magnitude of the DJ when being described by a dual Dirac (delta) function Essentially, JT(t) is the of having a jitter of magnitude t. The jitter is caused by both random (Gaussian) and deterministic (bounded) sources. The random jitter, (t), is modeled by a normal distribution. The deterministic jitter, DJ(t), is modeled with a dual Dirac function, which as though it were distributed at the maximum values, as shown in Figure 1. 1
3 Random Jitter PDF σ = 3.4ps Deterministic Jitter PDF DJ = 173ps Total Jitter PDF σ = 3.4ps, DJ = 173ps Figure 1. Dual Dirac model for system jitter PDFs As mentioned above, this model is widely used in the industry. One example is described in reference []. SuperSpeed Jitter Budget The jitter budget for USB SuperSpeed operation, taken from the USB 3. specification is shown in Table 1. The random jitter PDF for the system is constructed by convolving the individual random jitter PDFs. The jitter sources are normally distributed with a zero mean. Since the individual PDFs are normally distributed with zero mean, the system PDF will be, too. The expression for the system PDF is ( t) t 1 σ Sysem, rms = e (3) πσ System, rms where the RMS for the system is σ = σ + σ + σ () System, rms Tx, rms Channel, rms Rx, rms The deterministic jitter for the system is constructed by convolving the individual DJ PDFs. In this case, the individual PDFs are modeled with the dual Dirac distribution DJ DJ + δ t δ t DJ ( t) = + (4) where δ(t) is Dirac s delta function, δ ( t), t = 1, t =
4 Convolution of the individual PDFs is accomplished by adding the individual terms according the equation (5). DJ, System = DJ, Tx + DJ, Channel + DJ, Rx (5) The budget in Table 1 was constructed using the method that we just described. Table 1. SuperSpeed 5 Gb/s jitter budget Jitter component 1, DJ 3 TJ 4 Transmitter Channel Receiver Total Notes: 1. is the sigma value assuming a Gaussian distribution.. Rj Total is computed as the Root Sum Square of the individual Rj components. 3. Dj budget uses the Dual Dirac method. 4. Tj at a 1-1 BER is calculated as * + DJ. Channel Jitter & Data Scrambling An unusual aspect of Table 1 is that it contains an entry for random jitter caused by the interconnect channel (σ channel =.13 ps). Typically, jitter budgets for high speed links include only deterministic channel jitter (i.e. σ channel is zero). Channel is modeled using DJ only for two reasons. First, it is truly deterministic, being dependent upon the data pattern being transmitted on the signal of interest, as well as on nearby signals that are coupled to it. Second, the worst case jitter, being dependent on the data pattern, can occur with high if the worst case data pattern tends to be repetitive. However, with scrambling the channel jitter PDF tends to look more like the dual Dirac model, as Figure shows. The figure was obtained via simulation with a representative SuperSpeed channel. The extremes of the PDF look Gaussian in nature, though as Figure (b) shows, the distribution is clearly bounded. As a result, we conclude that it is valid to model the channel jitter using both a DJ and an component. In order to illustrate the benefit the approach, we construct an alternate jitter budget in which we model the channel jitter as being composed solely of DJ. The budget is summarized in Table, and it shows that with the DJ-only channel jitter model we would end up with a total jitter of 1 ps. In other words, the traditional (DJ-only) approach costs us 1 ps of margin when compared to the DJ+ approach that we use with USB SuperSpeed. This is also illustrated in Figure 3. 3
5 E- 1.E-4 1.E-6 1.E-8 1.E-1 1.E-1 1.E-14 1.E-16 1.E-18 1.E- 1.E- 1.E-4 1.E-6 1.E-8 1.E (a) Linear scale (b) Log scale Figure. Example USB channel jitter PDF Table. 5 Gb/s jitter budget w/ non-scrambled data assumptions Jitter component 1, DJ 3 TJ 4 Transmitter Channel Receiver Total Notes: 1. is the sigma value assuming a Gaussian distribution.. Total is computed as the Root Sum Square of the individual Rj components. 3. DJ budget uses the Dual Dirac method. 4. TJ at a 1-1 BER is calculated as * + DJ. 4
6 .6.5 DJ only DJ = 173ps σ = 3.4ps.4.3 DJ + DJ = 143ps σ = 4.3ps time (ps) Figure 3. Comparison of channel jitter PDFs We could also look at the impact on bit error ratio. We calculate the BER for the leading and trailing edges of the data eye using equations (6) and (7). The BER bathtub plots for both cases are plotted in Figure 4. We can interpret the figure in two ways. First, we can see that the BER rate that we obtain using the budget in Table is between 1-4 and 1-5, which is far short of the target BER (1-1 ). On the other hand, the BER for the budget in Table 1 is projected to meet the target of 1-1. The second way in which we can interpret the plot is to look at the margin at the target BER. From the plot, we see that the leading and trailing edge curves of the bathtub plot for the +DJ case intersect at the target BER, from which we conclude that there is zero margin. The curves for the DJ only case show a margin deficit of 1ps. Either way of looking at the BER curves demonstrates the benefit of our SuperSpeed approach. BER lead ( t) DJ DJ + t t =.5 erfc + erfc (6) σ σ 5
7 BER trail ( t) DJ DJ UI t UI t + =.5 erfc + erfc (7) σ σ DJ only BER E+ 1.E-1 1.E- 1.E-3 1.E-4 1.E-5 1.E-6 BER 1.E-7 1.E-8 1.E-9 1.E-1 1.E-11 1.E-1 1.E-13 1.E-14 1.E-15-1 ps DJ + BER = time (ps) Figure 4. BER Comparison Conclusion In this paper, we have described the jitter budgeting method used for SuperSpeed USB. Data scrambling allows us to model the channel jitter PDF as a true dual Dirac distribution, thereby improving the system jitter margin. Related Documents 1. Universal Serial Bus 3. Specification, revision 1... PCI Express Jitter and Bit Error Rates, Revision 1., PCI-SIG, February 11, 5. 6
8 3. Jitter Analysis: The dual-dirac Model, /DJ, and Q-Scale, Agilent Technologies, doc. no EN, December 31, 4. 7
USB 3.0 CDR Model White Paper Revision 0.5
USB 3.0 CDR Model White Paper Revision 0.5 January 15, 2009 INTELLECTUAL PROPERTY DISCLAIMER THIS WHITE PAPER IS PROVIDED TO YOU AS IS WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY,
Jitter Measurements in Serial Data Signals
Jitter Measurements in Serial Data Signals Michael Schnecker, Product Manager LeCroy Corporation Introduction The increasing speed of serial data transmission systems places greater importance on measuring
Electrical Compliance Test Specification SuperSpeed Universal Serial Bus
Electrical Compliance Test Specification SuperSpeed Universal Serial Bus Date: March 10, 2015 Revision: 1.0a SuperSpeed Electrical Compliance i Copyright 2015, USB Implementers Forum, Inc. All rights reserved.
Electrical Compliance Test Specification SuperSpeed Universal Serial Bus
Electrical Compliance Test Specification SuperSpeed Universal Serial Bus Date: September 14, 2009 Revision: 0.9 Preface 6/3/2009 Scope of this Revision The 0.7 revision of the specification describes the
Intel Server Board S3420GPRX Intel Server System SR1630GPRX Intel Server System SR1630HGPRX
Server WHQL Testing Services Enterprise Platforms and Services Division Intel Server Board S3420GPRX Intel Server System SR1630GPRX Intel Server System SR1630HGPRX Rev 1.0 Server Test Submission (STS)
Pericom PCI Express 1.0 & PCI Express 2.0 Advanced Clock Solutions
Pericom PCI Express 1.0 & PCI Express 2.0 Advanced Clock Solutions PCI Express Bus In Today s Market PCI Express, or PCIe, is a relatively new serial pointto-point bus in PCs. It was introduced as an AGP
Interfacing Intel 8255x Fast Ethernet Controllers without Magnetics. Application Note (AP-438)
Interfacing Intel 8255x Fast Ethernet Controllers without Magnetics Application Note (AP-438) Revision 1.0 November 2005 Revision History Revision Revision Date Description 1.1 Nov 2005 Initial Release
Intel Solid-State Drive Pro 2500 Series Opal* Compatibility Guide
Opal* Compatibility Guide 1.0 Order Number: 331049-001US INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL
Intel Server S3200SHL
Server WHQL Testing Services Enterprise Platforms and Services Division Intel Server S3200SHL Server Test Submission (STS) Report For the Microsoft Windows Logo Program (WLP) Rev 1.0 October 16, 2006 This
Application Note. PCIEC-85 PCI Express Jumper. High Speed Designs in PCI Express Applications Generation 3-8.0 GT/s
PCIEC-85 PCI Express Jumper High Speed Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark
PCI Express: The Evolution to 8.0 GT/s. Navraj Nandra, Director of Marketing Mixed-Signal and Analog IP, Synopsys
PCI Express: The Evolution to 8.0 GT/s Navraj Nandra, Director of Marketing Mixed-Signal and Analog IP, Synopsys PCIe Enterprise Computing Market Transition From Gen2 to Gen3 Total PCIe instances. 2009
Selecting RJ Bandwidth in EZJIT Plus Software
Selecting RJ Bandwidth in EZJIT Plus Software Application Note 1577 Introduction Separating jitter into its random and deterministic components (called RJ/DJ separation ) is a relatively new technique
Intel Server Board S3420GPV
Server WHQL Testing Services Enterprise Platforms and Services Division Intel Server Board S3420GPV Rev 1.0 Server Test Submission (STS) Report For the Microsoft Windows Logo Program (WLP) Dec. 30 th,
USB 3.0* Radio Frequency Interference Impact on 2.4 GHz Wireless Devices
USB 3.0* Radio Frequency Interference Impact on 2.4 GHz Wireless Devices White Paper April 2012 Document: 327216-001 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE,
IT@Intel. Memory Sizing for Server Virtualization. White Paper Intel Information Technology Computer Manufacturing Server Virtualization
White Paper Intel Information Technology Computer Manufacturing Server Virtualization Memory Sizing for Server Virtualization Intel IT has standardized on 16 gigabytes (GB) of memory for dual-socket virtualization
PCI-SIG ENGINEERING CHANGE NOTICE
PCI-SIG ENGINEERING CHANGE NOTICE TITLE: Separate Refclk Independent SSC Architecture (SRIS) DATE: Updated 10 January 013 AFFECTED DOCUMENT: PCI Express Base Spec. Rev. 3.0 SPONSOR: Intel, HP, AMD Part
Jitter Analysis: The dual-dirac Model, RJ/DJ, and Q-Scale. White Paper
Jitter Analysis: The dual-dirac Model, RJ/DJ, and Q-Scale White Paper 3-December-2004 The dual-dirac model is a tool for quickly estimating total jitter defined at a low bit error ratio, TJ(BER). The deterministic
Universal Serial Bus Implementers Forum EHCI and xhci High-speed Electrical Test Tool Setup Instruction
Universal Serial Bus Implementers Forum EHCI and xhci High-speed Electrical Test Tool Setup Instruction Revision 0.41 December 9, 2011 1 Revision History Rev Date Author(s) Comments 0.1 June 7, 2010 Martin
Introduction to PCI Express Positioning Information
Introduction to PCI Express Positioning Information Main PCI Express is the latest development in PCI to support adapters and devices. The technology is aimed at multiple market segments, meaning that
ChipScope Pro Tutorial
ChipScope Pro Tutorial Using an IBERT Core with ChipScope Pro Analyzer Xilinx is disclosing this user guide, manual, release note, and/or specification (the Documentation ) to you solely for use in the
Jitter Budget for 10 Gigabit Ethernet Applications with SiTime SiT9120/1 Oscillators
February 2014 Jitter Budget for 10 Gigabit Ethernet Applications with SiTime SiT9120/1 Oscillators 1 Introduction The 10 Gigabit Ethernet (10GbE) specifications are defined in clauses 44 through 54 of
Selecting the Optimum PCI Express Clock Source
Selecting the Optimum PCI Express Clock Source PCI Express () is a serial point-to-point interconnect standard developed by the Component Interconnect Special Interest Group (PCI-SIG). lthough originally
Quest vworkspace Virtual Desktop Extensions for Linux
Quest vworkspace Virtual Desktop Extensions for Linux What s New Version 7.6 2012 Quest Software, Inc. ALL RIGHTS RESERVED. Patents Pending. This guide contains proprietary information protected by copyright.
Intel Server Board S3420GPLX Intel Server Board S3420GPLC Intel Server System SR1630GP Intel Server System SR1630HGP
Server WHQL Testing Services Enterprise Platforms and Services Division Intel Server Board S3420GPLX Intel Server Board S3420GPLC Intel Server System SR1630GP Intel Server System SR1630HGP Rev 1.0 Server
Recovery BIOS Update Instructions for Intel Desktop Boards
Recovery BIOS Update Instructions for Intel Desktop Boards All BIOS update files for Intel Desktop Boards are available on Intel's Download Center at http://downloadcenter.intel.com/. Important Notes:
Intel SSD 520 Series Specification Update
Intel SSD 520 Series Specification Update June 2012 Revision 1.0 Document Number: 327567-001US INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED,
Intel Desktop Board DP55WB
Intel Desktop Board DP55WB Specification Update July 2010 Order Number: E80453-004US The Intel Desktop Board DP55WB may contain design defects or errors known as errata, which may cause the product to
Dell Statistica. Statistica Document Management System (SDMS) Requirements
Dell Statistica Statistica Document Management System (SDMS) Requirements 2014 Dell Inc. ALL RIGHTS RESERVED. This guide contains proprietary information protected by copyright. The software described
Intel Media SDK Features in Microsoft Windows 7* Multi- Monitor Configurations on 2 nd Generation Intel Core Processor-Based Platforms
Intel Media SDK Features in Microsoft Windows 7* Multi- Monitor Configurations on 2 nd Generation Intel Core Processor-Based Platforms Technical Advisory December 2010 Version 1.0 Document Number: 29437
DDR2 x16 Hardware Implementation Utilizing the Intel EP80579 Integrated Processor Product Line
Utilizing the Intel EP80579 Integrated Processor Product Line Order Number: 320296-002US Legal Lines and Disclaimers INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE,
White Paper. ACPI Based Platform Communication Channel (PCC) Mechanism. InSarathy Jayakumar Intel Corporation
White Paper ACPI Based Platform Communication Channel (PCC) Mechanism InSarathy Jayakumar Intel Corporation October 2015 Executive Summary This paper presents a detailed explanation of the APCI defined
BIOS Update Release Notes
BIOS Update Release Notes PRODUCTS: DG31PR, DG31PRBR (Standard BIOS) BIOS Version 0059 October 24, 2008 PRG3110H.86A.0059.2008.1024.1834 Added Fixed Disk Boot Sector option under Maintenance Mode. Fixed
Taking Virtualization
Taking Virtualization to the SMB Market How Lenovo is driving Virtualization solutions for the SMB market by lowering costs and simplifying deployment White Paper Lenovo Virtualization Solutions Introduction
A Superior Hardware Platform for Server Virtualization
A Superior Hardware Platform for Server Virtualization Improving Data Center Flexibility, Performance and TCO with Technology Brief Server Virtualization Server virtualization is helping IT organizations
Intel Desktop Board DP43BF
Intel Desktop Board DP43BF Specification Update September 2010 Order Number: E92423-004US The Intel Desktop Board DP43BF may contain design defects or errors known as errata, which may cause the product
Eye Doctor II Advanced Signal Integrity Tools
Eye Doctor II Advanced Signal Integrity Tools EYE DOCTOR II ADVANCED SIGNAL INTEGRITY TOOLS Key Features Eye Doctor II provides the channel emulation and de-embedding tools Adds precision to signal integrity
Intel Ethernet SFP+ Optics
Product Brief Intel Ethernet SFP+ Optics Network Connectivity Intel Ethernet SFP+ Optics SR and LR Optics for the Intel Ethernet Server Adapter X520 Family Hot-pluggable SFP+ footprint Supports rate selectable
ENHANCED HOST CONTROLLER INTERFACE SPECIFICATION FOR UNIVERSAL SERIAL BUS (USB) 2.0 - ADOPTERS AGREEMENT
ENHANCED HOST CONTROLLER INTERFACE SPECIFICATION FOR UNIVERSAL SERIAL BUS (USB) 2.0 - ADOPTERS AGREEMENT This Enhanced Host Controller Interface Specification for Universal Serial Bus (USB) 2.0 - Adopters
Intel Desktop Board D945GCPE
Intel Desktop Board D945GCPE Specification Update January 2009 Order Number: E11670-003US The Intel Desktop Board D945GCPE may contain design defects or errors known as errata, which may cause the product
Resetting USB drive using Windows Diskpart command
Resetting USB drive using Windows Diskpart command Simon Huang Technical Product Manager [email protected] Super Talent Technology October, 2013 Release 1.00 1 Legal Disclaimer INFORMATION IN
Hexadecimal Object File Format Specification
Hexadecimal Object File Format Specification Revision A January 6, 1988 This specification is provided "as is" with no warranties whatsoever, including any warranty of merchantability, noninfringement,
New Features and Enhancements
Dell Migration Manager for SharePoint 4.7 Build number: 4.7.20141207 December 9, 2014 These release notes provide information about the Dell Migration Manager for SharePoint release. New Features and Enhancements
Intel Storage System SSR212CC Enclosure Management Software Installation Guide For Red Hat* Enterprise Linux
Intel Storage System SSR212CC Enclosure Management Software Installation Guide For Red Hat* Enterprise Linux Order Number: D58855-002 Disclaimer Information in this document is provided in connection with
Intel Desktop Board DG31GL
Intel Desktop Board DG31GL Basic Certified Motherboard Logo Program (MLP) Report 4/1/2008 Purpose: This report describes the DG31GL Motherboard Logo Program testing run conducted by Intel Corporation.
RANDOM VIBRATION AN OVERVIEW by Barry Controls, Hopkinton, MA
RANDOM VIBRATION AN OVERVIEW by Barry Controls, Hopkinton, MA ABSTRACT Random vibration is becoming increasingly recognized as the most realistic method of simulating the dynamic environment of military
IT@Intel. Comparing Multi-Core Processors for Server Virtualization
White Paper Intel Information Technology Computer Manufacturing Server Virtualization Comparing Multi-Core Processors for Server Virtualization Intel IT tested servers based on select Intel multi-core
BIOS Update Release Notes
BIOS Update Release Notes PRODUCTS: DG31PR, DG31PRBR (Standard BIOS) BIOS Version 0070 About This Release: February 8, 2010 Integrated Graphics Option ROM Revision: PXE LAN Option ROM Revision: Improved
Clock Jitter Definitions and Measurement Methods
January 2014 Clock Jitter Definitions and Measurement Methods 1 Introduction Jitter is the timing variations of a set of signal edges from their ideal values. Jitters in clock signals are typically caused
Dell One Identity Cloud Access Manager 8.0 - How to Configure vworkspace Integration
Dell One Identity Cloud Access Manager 8.0 - How to Configure vworkspace Integration February 2015 This guide describes how to configure Dell One Identity Cloud Access Manager to communicate with a Dell
Intel Desktop Board D945GCPE Specification Update
Intel Desktop Board D945GCPE Specification Update Release Date: July 11, 2007 Order Number: E11670-001US The Intel Desktop Board D945GCPE may contain design defects or errors known as errata, which may
MoCA 1.1 Specification for Device RF Characteristics
MoCA 1.1 Specification for Device RF Characteristics 20140211 Copyright 2012, 2014 Multimedia Over Coax Alliance. All Rights Reserved. MoCA is a trademark or registered trademark of the Multimedia Over
Intel Solid-State Drive 320 Series
Intel Solid-State Drive 320 Series Enterprise Server/Storage Application Product Specification Addendum Form Factors: 1.8-inch and 2.5-inch Capacity: 80/160/300 GB (1.8-inch) 40/80/120/160/300/600 GB (2.5-inch)
Intel Desktop Board DG41TY
Intel Desktop Board DG41TY Specification Update July 2010 Order Number E58490-006US The Intel Desktop Board DG41TY may contain design defects or errors known as errata, which may cause the product to deviate
Intel Desktop Board DG31PR
Intel Desktop Board DG31PR Specification Update July 2010 Order Number: E30564-007US The Intel Desktop Board DG31PR may contain design defects or errors known as errata, which may cause the product to
Intel Platform and Big Data: Making big data work for you.
Intel Platform and Big Data: Making big data work for you. 1 From data comes insight New technologies are enabling enterprises to transform opportunity into reality by turning big data into actionable
Instructions for Recovery BIOS Update
Instructions for Recovery BIOS Update In the unlikely event that a BIOS update is interrupted, it is possible the BIOS may be left in an unusable state. The recovery process requires the chassis to be
High Performance Computing and Big Data: The coming wave.
High Performance Computing and Big Data: The coming wave. 1 In science and engineering, in order to compete, you must compute Today, the toughest challenges, and greatest opportunities, require computation
Dell Migration Manager for Enterprise Social What Can and Cannot Be Migrated
Dell Migration Manager for Enterprise Social What Can and Cannot Be Migrated MMES - What Can and Cannot Be Migrated First Release - April 2015 2015 Dell Inc. ALL RIGHTS RESERVED. This guide contains proprietary
Intel Server Board S5520HC
Server WHQL Testing Services Enterprise Platforms and Services Division Intel Server Board S5520HC Rev 1.1 Server Test Submission (STS) Report For the Microsoft Windows Logo Program (WLP) April 28th, 2009
NRZ Bandwidth - HF Cutoff vs. SNR
Application Note: HFAN-09.0. Rev.2; 04/08 NRZ Bandwidth - HF Cutoff vs. SNR Functional Diagrams Pin Configurations appear at end of data sheet. Functional Diagrams continued at end of data sheet. UCSP
21152 PCI-to-PCI Bridge
Product Features Brief Datasheet Intel s second-generation 21152 PCI-to-PCI Bridge is fully compliant with PCI Local Bus Specification, Revision 2.1. The 21152 is pin-to-pin compatible with Intel s 21052,
Intel Ethernet and Configuring Single Root I/O Virtualization (SR-IOV) on Microsoft* Windows* Server 2012 Hyper-V. Technical Brief v1.
Intel Ethernet and Configuring Single Root I/O Virtualization (SR-IOV) on Microsoft* Windows* Server 2012 Hyper-V Technical Brief v1.0 September 2012 2 Intel Ethernet and Configuring SR-IOV on Windows*
Fiber Channel Over Ethernet (FCoE)
Fiber Channel Over Ethernet (FCoE) Using Intel Ethernet Switch Family White Paper November, 2008 Legal INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR
New Dimensions in Configurable Computing at runtime simultaneously allows Big Data and fine Grain HPC
New Dimensions in Configurable Computing at runtime simultaneously allows Big Data and fine Grain HPC Alan Gara Intel Fellow Exascale Chief Architect Legal Disclaimer Today s presentations contain forward-looking
formerly Help Desk Authority 9.1.2 Quest Free Network Tools User Manual
formerly Help Desk Authority 9.1.2 Quest Free Network Tools User Manual 2 Contacting Quest Software Email: Mail: Web site: [email protected] Quest Software, Inc. World Headquarters 5 Polaris Way Aliso Viejo,
Intel architecture. Platform Basics. White Paper Todd Langley Systems Engineer/ Architect Intel Corporation. September 2010
White Paper Todd Langley Systems Engineer/ Architect Intel Corporation Intel architecture Platform Basics September 2010 324377 Executive Summary Creating an Intel architecture design encompasses some
Dell Compellent Storage Center SAN & VMware View 1,000 Desktop Reference Architecture. Dell Compellent Product Specialist Team
Dell Compellent Storage Center SAN & VMware View 1,000 Desktop Reference Architecture Dell Compellent Product Specialist Team THIS WHITE PAPER IS FOR INFORMATIONAL PURPOSES ONLY, AND MAY CONTAIN TYPOGRAPHICAL
Intel Compute Stick STCK1A32WFC User Guide. Intel Compute Stick STCK1A32WFC
Intel Compute Stick STCK1A32WFC User Guide 1 Revision History Revision Revisions History Date 01 First release of the Intel Compute Stick STCK1A32WFC User Guide April 2015 Disclaimer INFORMATION IN THIS
Dell InTrust 11.0. Preparing for Auditing Cisco PIX Firewall
2014 Dell Inc. ALL RIGHTS RESERVED. This guide contains proprietary information protected by copyright. The software described in this guide is furnished under a software license or nondisclosure agreement.
CLOUD SECURITY: Secure Your Infrastructure
CLOUD SECURITY: Secure Your Infrastructure 1 Challenges to security Security challenges are growing more complex. ATTACKERS HAVE EVOLVED TECHNOLOGY ARCHITECTURE HAS CHANGED NIST, HIPAA, PCI-DSS, SOX INCREASED
Using the On-Chip Signal Quality Monitoring Circuitry (EyeQ) Feature in Stratix IV Transceivers
Using the On-Chip Signal Quality Monitoring Circuitry (EyeQ) Feature in Stratix IV Transceivers AN-605-1.2 Application Note This application note describes how to use the on-chip signal quality monitoring
Dell One Identity Cloud Access Manager 8.0 - How To Deploy Cloud Access Manager in a Virtual Private Cloud
Dell One Identity Cloud Access Manager 8.0 - How To Deploy Cloud Access Manager in a Virtual Private Cloud February 2015 This guide describes how to deploy Dell One Identity Cloud Access Manager within
Accessing BlackBerry Data Services Using Wi-Fi Networks
Accessing BlackBerry Data Services Using Wi-Fi Networks 2007 Research In Motion Limited. All rights reserved. 2 of 7 Contents Introduction...3 Wi-Fi access to BlackBerry data services...3 Priority for
Coding and decoding with convolutional codes. The Viterbi Algor
Coding and decoding with convolutional codes. The Viterbi Algorithm. 8 Block codes: main ideas Principles st point of view: infinite length block code nd point of view: convolutions Some examples Repetition
Intel Desktop Board DP35DP. MLP Report. Motherboard Logo Program (MLP) 6/17/2008
Motherboard Logo Program (MLP) Intel Desktop Board DP35DP MLP Report 6/17/2008 Purpose: This report describes the DP35DP Motherboard Logo Program testing run conducted by Intel Corporation. THIS TEST REPORT
Thin Mini-ITX Component Catalog Q3, 2012
Thin Mini-ITX Component Catalog Q3, 2012 Introduction Introducing All-In-One PCs All-In-One PCs combine compelling design with support for a wide range of computing components. Integrate the appropriate
SN 132 SNAPstick QUICK START GUIDE
QUICK START GUIDE SN 132 SNAPstick 2008-2015 Synapse, All Rights Reserved. All Synapse products are patent pending. Synapse, the Synapse logo, SNAP, and Portal are all registered trademarks of Synapse
Software License Monitoring
LANDESK Quick Start Guide Software License Monitoring VERSION 2 Introduction This guide was designed to help those users new to Software License Monitoring (SLM) introduced in LANDESK Management Suite
BIOS Update Release Notes
PRODUCTS: D975XBX (Standard BIOS) BIOS Update Release Notes BIOS Version 1351 August 21, 2006 BX97510J.86A.1351.2006.0821.1744 Fixed issue where operating system CD installation caused blue screen. Resolved
The Effect of Network Cabling on Bit Error Rate Performance. By Paul Kish NORDX/CDT
The Effect of Network Cabling on Bit Error Rate Performance By Paul Kish NORDX/CDT Table of Contents Introduction... 2 Probability of Causing Errors... 3 Noise Sources Contributing to Errors... 4 Bit Error
USB 3.0 INTERNAL CONNECTOR AND CABLE SPECIFICATION
USB 3.0 INTERNAL CONNECTOR AND CABLE SPECIFICATION Revision 1.0 August 20, 2010 2007-2010 Intel Corporation All rights reserved. Legal Disclaimers THIS SPECIFICATION IS PROVIDED AS IS WITH NO WARRANTIES
Intel Desktop Board DG41BI
Intel Desktop Board DG41BI Specification Update July 2010 Order Number: E88214-002US The Intel Desktop Board DG41BI may contain design defects or errors known as errata, which may cause the product to
Intel Desktop Board D975XBX2
Intel Desktop Board D975XBX2 Premium Certified MLP Motherboard Logo Program (MLP) Report 8/22/2007 Purpose: This report describes the D975XBX2 Motherboard Logo Program testing run conducted by Intel Corporation.
The Intel NetStructure SIU520 Signaling Interface
The Intel NetStructure SIU520 Signaling Interface Intel in Communications The Intel NetStructure SIU520 signaling interface unit (SIU) provides Signaling System 7 (SS7) connectivity for multichassis call
Active Directory Auditing: What It Is, and What It Isn t
Active Directory Auditing: What It Is, and What It Isn t Abstract What s wrong with Active Directory s native audit logging? More importantly, what functionality do you really need in an AD auditing solution,
Intel Desktop Board D945GCL
Intel Desktop Board D945GCL Specification Update December 2007 Order Number D74277-004US The Intel Desktop Board D945GCL may contain design defects or errors known as errata, which may cause the product
Dell Statistica 13.0. Statistica Enterprise Installation Instructions
Dell Statistica 13.0 2015 Dell Inc. ALL RIGHTS RESERVED. This guide contains proprietary information protected by copyright. The software described in this guide is furnished under a software license or
USB 3.0 ADOPTERS AGREEMENT
Notice: This agreement is not effective until a fully executed original has been received by the Secretary, Intel Corporation, at 2111 NE 25 th Avenue, Mailstop JF5-373, Hillsboro, OR 97124, Attn: Brad
Intel Desktop Board D945GNT
Intel Desktop Board D945GNT Specification Update Release Date: November 2007 Order Number: D23992-007US The Intel Desktop Board D945GNT may contain design defects or errors known as errata, which may cause
Intel Entry Storage System SS4000-E
Intel Entry Storage System SS4000-E Software Release Notes March, 2006 Storage Systems Technical Marketing Revision History Intel Entry Storage System SS4000-E Revision History Revision Date Number 3 Mar
Intel Desktop Board D945GCZ
Intel Desktop Board D945GCZ Specification Update December 2007 Order Number D23991-007US The Intel Desktop Board D945GCZ may contain design defects or errors known as errata, which may cause the product
Intel Server Board S5000PALR Intel Server System SR1500ALR
Server WHQL Testing Services Enterprise Platforms and Services Division Intel Server Board S5000PALR Intel Server System SR1500ALR Intel Server System SR2500ALBRPR Server Test Submission (STS) Report For
Intel Server Raid Controller. RAID Configuration Utility (RCU)
Intel Server Raid Controller RAID Configuration Utility (RCU) Revision 1.1 July 2000 Revision History Date Rev Modifications 02/13/00 1.0 Initial Release 07/20/00 1.1 Update to include general instructions
Intel Platform Memory Operations
Disclaimer INTEL DISCLAIMS ALL LIABILITY FOR THESE DEVICES, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY PROPRIETARY RIGHTS RELATING TO THESE DEVICES OR THE IMPLEMENTATION OF INFORMATION IN THIS DOCUMENT.
Intel X38 Express Chipset Memory Technology and Configuration Guide
Intel X38 Express Chipset Memory Technology and Configuration Guide White Paper January 2008 Document Number: 318469-002 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE,
Successfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance
Successfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance Page 1 Agenda Introduction PCIe 2.0 changes from 1.0a/1.1 Spec 5GT/s Challenges Error Correction Techniques Test tool
SMARTCARD XPRO. Preface. SMART ARM-based Microcontrollers USER GUIDE
SMART ARM-based Microcontrollers SMARTCARD XPRO USER GUIDE Preface Atmel SMARTCARD Xplained Pro is an extension board to the Atmel Xplained Pro evaluation platform. Atmel SMARTCARD Xplained Pro is designed
Intel Desktop Board DG41WV
Intel Desktop Board DG41WV Specification Update April 2011 Part Number: E93639-003 The Intel Desktop Board DG41WV may contain design defects or errors known as errata, which may cause the product to deviate
