Grad Student Presentation Topics PHGN/CHEN/MLGN 435/535: Interdisciplinary Silicon Processing Laboratory



Similar documents
Graduate Student Presentations

Conductivity of silicon can be changed several orders of magnitude by introducing impurity atoms in silicon crystal lattice.

Introduction to VLSI Fabrication Technologies. Emanuele Baravelli

Semiconductor doping. Si solar Cell

Dry Etching and Reactive Ion Etching (RIE)

III. Wet and Dry Etching

Photolithography. Class: Figure Various ways in which dust particles can interfere with photomask patterns.

Solar Photovoltaic (PV) Cells

Lecture 11. Etching Techniques Reading: Chapter 11. ECE Dr. Alan Doolittle

DEVELOPMENTS & TRENDS IN FEOL MATERIALS FOR ADVANCED SEMICONDUCTOR DEVICES Michael Corbett mcorbett@linx-consulting.com Semicon Taiwan2015

Advanced VLSI Design CMOS Processing Technology

Lecture 030 DSM CMOS Technology (3/24/10) Page 030-1

Chapter 1 Introduction to The Semiconductor Industry 2005 VLSI TECH. 1

What is optical lithography? The optical system Production process Future and limits of optical lithography References. Optical lithography

Nanotechnologies for the Integrated Circuits

ELEC 3908, Physical Electronics, Lecture 15. BJT Structure and Fabrication

Education of Solar Cells at Budapest University of Technology and Economics

Module 7 Wet and Dry Etching. Class Notes

Lezioni di Tecnologie e Materiali per l Elettronica

JePPIX Course Processing Wet and dry etching processes. Huub Ambrosius

For Touch Panel and LCD Sputtering/PECVD/ Wet Processing

Implementation Of High-k/Metal Gates In High-Volume Manufacturing

T.M.M. TEKNIKER MICROMACHINING

Silicon-On-Glass MEMS. Design. Handbook

Etching Etch Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference between

IBS - Ion Beam Services

Fabrication and Manufacturing (Basics) Batch processes

Miniaturizing Flexible Circuits for use in Medical Electronics. Nate Kreutter 3M

Chapter 7-1. Definition of ALD

MEMS Processes from CMP

Focused Ion beam nanopatterning: potential application in photovoltaics

AN900 APPLICATION NOTE

Sandia Agile MEMS Prototyping, Layout Tools, Education and Services Program

Photolithography (source: Wikipedia)

ISOTROPIC ETCHING OF THE SILICON NITRIDE AFTER FIELD OXIDATION.

WŝŽŶĞĞƌŝŶŐ > ĞdžƉĞƌŝĞŶĐĞ ƐŝŶĐĞ ϭϵϳϰ WŝĐŽƐƵŶ ^he > Ρ ZͲƐĞƌŝĞƐ > ƐLJƐƚĞŵƐ ƌŝěőŝŷő ƚśğ ŐĂƉ ďğƚǁğğŷ ƌğɛğăƌđś ĂŶĚ ƉƌŽĚƵĐƟŽŶ d, &hdhz K& d,/e &/>D /^, Z

Introduction to Semiconductor Manufacturing Technology. Chapter 1, Introduction. Hong Xiao, Ph. D.

Dry Film Photoresist & Material Solutions for 3D/TSV

Rapid Prototyping and Development of Microfluidic and BioMEMS Devices

VLSI Fabrication Process

DESIGN, FABRICATION AND ELETRICAL CHARACTERIZATION OF SOI FINFET TRANSISTORS

Recent developments in high bandwidth optical interconnects. Brian Corbett.

3.1 Etching wet etching, micromachining, dry etching, applications, diagnostics and end point detection, challenges in dry etching

Sputtered AlN Thin Films on Si and Electrodes for MEMS Resonators: Relationship Between Surface Quality Microstructure and Film Properties

Supporting Online Material for

MEMS devices application based testing

From sand to circuits How Intel makes integrated circuit chips. Sand with Intel Core 2 Duo processor.

Improved Contact Formation for Large Area Solar Cells Using the Alternative Seed Layer (ASL) Process

Intel s Revolutionary 22 nm Transistor Technology

Chapter 11 PVD and Metallization

Etching and Pattern Transfer (1) OUTLINE J / 3.155J -- Spring Term 2005 Lecture 12 - Etch and Pattern Transfer I (Wet Etch) 1.

Results Overview Wafer Edge Film Removal using Laser

AC coupled pitch adapters for silicon strip detectors

h e l p s y o u C O N T R O L

FRAUNHOFER INSTITUTe For

Package Trends for Mobile Device

Mask Cleaning Processes and Challenges

Types of Epitaxy. Homoepitaxy. Heteroepitaxy

CREOL, College of Optics & Photonics, University of Central Florida

1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.

PCN Structure FY 13/14

Damage-free, All-dry Via Etch Resist and Residue Removal Processes

Microstockage d énergie Les dernières avancées. S. Martin (CEA-LITEN / LCMS Grenoble)

Optical Disc and Solar Annual Press/Analyst Conference - March 26, 2010

Deposition Overview for Microsytems

This paper describes Digital Equipment Corporation Semiconductor Division s

Contamination. Cleanroom. Cleanroom for micro and nano fabrication. Particle Contamination and Yield in Semiconductors.

How To Increase Areal Density For A Year

Demonstration of sub-4 nm nanoimprint lithography using a template fabricated by helium ion beam lithography

Coating Technology: Evaporation Vs Sputtering

Photomask SBU: 65nm Dry Etch has Arrived! Michael D. Archuletta Dr. Chris Constantine Dr. Dave Johnson

Neuere Entwicklungen zur Herstellung optischer Schichten durch reaktive. Wolfgang Hentsch, Dr. Reinhard Fendler. FHR Anlagenbau GmbH

Winbond W2E512/W27E257 EEPROM

Good Boards = Results

Sheet Resistance = R (L/W) = R N L

Introduction to CMOS VLSI Design

Light management for photovoltaics. Ando Kuypers, TNO Program manager Solar

Dual Integration - Verschmelzung von Wafer und Panel Level Technologien

Light management for photovoltaics using surface nanostructures

CS257 Introduction to Nanocomputing

OPTIMIZING OF THERMAL EVAPORATION PROCESS COMPARED TO MAGNETRON SPUTTERING FOR FABRICATION OF TITANIA QUANTUM DOTS

3D NAND Technology Implications to Enterprise Storage Applications

PATTERNED MEDIA TECHNOLOGY. An Equipment Perspective

A Plasma Doping Process for 3D FinFET Source/ Drain Extensions

Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle

Le nanotecnologie: dal Laboratorio al Mercato. Fabrizio Pirri Politecnico di Torino Istituto Italiano di Tecnologia

Chapter 12. Chemical Mechanical Polishing

Silicon, the test mass substrate of tomorrow? Jerome Degallaix The Next Detectors for Gravitational Wave Astronomy Beijing

Concepts and principles of optical lithography

Substrate maturity and readiness in large volume to support mass adoption of ULP FDSOI platforms. SOI Consortium Conference Tokyo 2016

Microstockage d énergie Les dernières avancées. S. Martin (CEA-LITEN / Grenoble)

Thin Is In, But Not Too Thin!

SUSS MicroTec - Capital Markets Day

Modeling, Simulation and Calibration of Silicon Wet Etching

Distance Learning Courses on Campus

Transcription:

Grad Student Presentation Topics 1. Baranowski, Lauryn L. AFM nano-oxidation lithography 2. Braid, Jennifer L. Extreme UV lithography 3. Garlick, Jonathan P. 4. Lochner, Robert E. 5. Martinez, Aaron D. 6. Meier, Amanda K. Sputter deposition of multilayers 7. Meysing, Daniel M. Silicon on insulator 8. Otnes, Gaute Nanoimprint lithography 9. Sommer, David E. 10. Vitti, Lauren N. Alternative gate dielectrics 11. Zong, Zhaowang Advanced wafer cleaning techniques

Logistics Make up time for faculty absences Thursday 5? 6? 7? Do one this Thursday? Presentations Modules 1 and 2 - Tuesday, Feb. 14 in class. Written report due at class time. - Each team will present and provide a written report on the second module they did assembling all results from their section: two presentations on oxidation, two on photoresist. - Presentations will be 10 minutes long (timed and enforced). - Can decide how you want to present, but everyone must speak during the term. There are 3 oral presentations total. Put the name of everyone in your team and the team name on report and presentation. - Reports can be at most 7 pages with 12 pt type and should provide a succinct summary of results, observations, conclusions, recommendations, and any oddities in the process. We want to collect all results as process information for later in the class. - Scoring rubric for talks is on the website as well as example presentations. - Send me talks by 5:00pm Monday Feb. 13 and I will load them up to save transition time. Should be mac/windows neutral.

Where were we? Simple Si solar Cell! Two Levels of Masks - photoresist, alignment Etch and oxidation to isolate thermal oxide, deposited oxide, wet etching, dry etching, isolation schemes Doping - diffusion/ion implantation Metallization - Materials deposition, PVD, CVD

What kind of Mask might we use? Solar Cell Level 1 Level 2 But what if you wanted to make...? Xbox 360 Xenon processor Intel 4004 processor Intel Pentium 4 processor

About how many masks are used in a modern integrated circuit process? 1) 2 2) 10 3) 35 4) 100 What is the cost of a single mask set for a modern processor? 1) $1K 2) $10K 3) $100K 4) $millions

Number of Mask Levels has also grown Exponentially

Lithographic Masks Lithography accounts for about 1/3 of total IC fabrication cost Technology performance is often set by lithographic control From 15-20 different masks in a typical process (up to 36)! Mask making has become a costly, materials intensive, time consuming process (Cost of a mask set for 45nm node is $2-3M) Masks Typically made of fused silica Patterned opaque layer of metal such as Cr Pattern reduced on wafer during step and repeat process Issues: Any defect in the mask propagates through all wafers - Cleaning, pellicles, FIB, and laser mask repair Fused silica loses transparency in deep/deep UV As features get smaller, thermal control gets more important Since the mask is the master, how do we pattern the mask? Direct write processes are slow and get slower!

Lithographic Masks cont d Can we keep using optical masks as long as possible? Optical proximity correction Phase shift mask

Where were we? Si solar Cell Two Levels of Masks - photoresist, alignment Etch and oxidation to isolate thermal oxide, deposited oxide, wet etching, dry etching, isolation schemes Doping - diffusion/ion implantation Metallization - Materials deposition, PVD, CVD

Wet etching vs Dry etching Dry etching refers to: 1 Chemical Mechanical Polishing (CMP) 2 Etching in a Gas Plasma 3 Etches that use Dry Ice More likely to be anisotropic 1) wet 2) dry More selective 1) wet 2) dry More likely to create damage 1) wet 2) dry More likely to create contamination 1) wet 2) dry Creates more/dangerous waste 1) wet 2) dry

What about etching? Selective Removal of a Material - Goal, exactly transfer the image of a mask layer into the substrate 5 Figures of Merit which Characterize any Etch Process 1. Rate: Faster is generally better but can affect Control 2. Uniformity: Across a wafer and wafer to wafer 3. Isotropy: Usually prefer anisotropic 4. Selectivity: desired rate/rate for other materials 5. Damage: Physical and Chemical

Anisotropy Anisotropy: A = 0: Perfectly Isotropic A = 1: Perfectly Anisotropic Wet Etching typically more Isotropic Dry Etching typically has anisotropy Over etching

Selectivity S fm : Film to Mask Selectivity S fs : Film to Substrate Selectivity S fm Mask Etching Influences Bias S fs

Wet Etching Disadvantages ( ) Generally Isotropic Poor Process Control Contamination Waste Generation Advantages (+) Highly Selective - example? Little or No Damage Isotropic and anisotropic: MEMS Making a Comeback MEMS accelerometer for automobile airbags Can be used in non-critical tasks but not practical for features less than 2 microns (we use it a lot).