Lecture 9 - MOSFET (I) MOSFET I-V Characteristics. October 6, 2005



Similar documents
Lecture 9 - MOSFET (I) MOSFET I-V Characteristics. March 6, 2003

Lecture 8 MOSFET(I) MOSFET I-V CHARACTERISTICS

Lecture 9 MOSFET(II) MOSFET I-V CHARACTERISTICS(contd.)

Bob York. Transistor Basics - MOSFETs

CO2005: Electronics I (FET) Electronics I, Neamen 3th Ed. 1

Transconductance. (Saturated) MOSFET Small-Signal Model. The small-signal drain current due to v gs is therefore given by

EDC Lesson 12: Transistor and FET Characteristics EDCLesson12- ", Raj Kamal, 1

Lecture 090 Large Signal MOSFET Model (3/24/10) Page 090-1

COMMON-SOURCE JFET AMPLIFIER

Notes about Small Signal Model. for EE 40 Intro to Microelectronic Circuits

MOS Transistors as Switches

Lecture 23 - Frequency Response of Amplifiers (I) Common-Source Amplifier. December 1, 2005

Field-Effect (FET) transistors

CHAPTER 10 Fundamentals of the Metal Oxide Semiconductor Field Effect Transistor

Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime

Here we introduced (1) basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices.

AN105. Introduction: The Nature of VCRs. Resistance Properties of FETs

Integrated Circuits & Systems

BJT Ebers-Moll Model and SPICE MOSFET model

Chapter 10 Advanced CMOS Circuits

The MOSFET Transistor

Fig6-22 CB configuration. Z i [6-54] Z o [6-55] A v [6-56] Assuming R E >> r e. A i [6-57]

Fourth generation MOSFET model and its VHDL-AMS implementation

Lecture 30: Biasing MOSFET Amplifiers. MOSFET Current Mirrors.

A Review of MOS Device Physics

MOSFET DEVICE MODELING FOR ANALOG CIRCUITS DESIGN

Application Note AN-940

Small Signal Analysis of a PMOS transistor Consider the following PMOS transistor to be in saturation. Then, 1 2

LAB 7 MOSFET CHARACTERISTICS AND APPLICATIONS

Lecture 030 DSM CMOS Technology (3/24/10) Page 030-1

Digital Integrated Circuit (IC) Layout and Design - Week 3, Lecture 5

Junction FETs. FETs. Enhancement Not Possible. n p n p n p

Understanding Low Drop Out (LDO) Regulators

An Introduction to the EKV Model and a Comparison of EKV to BSIM

Power MOSFET Basics Abdus Sattar, IXYS Corporation

Power MOSFET Basics By Vrej Barkhordarian, International Rectifier, El Segundo, Ca.

The MOS Transistor in Weak Inversion

5.11 THE JUNCTION FIELD-EFFECT TRANSISTOR (JFET)

Using Op Amps As Comparators

IRF150 [REF:MIL-PRF-19500/543] 100V, N-CHANNEL. Absolute Maximum Ratings

CONTENTS. Preface Energy bands of a crystal (intuitive approach)

MOS Transistor 6.1 INTRODUCTION TO THE MOSFET

Lecture 39: Intro to Differential Amplifiers. Context

RoHS Compliant Containing no Lead, no Bromide and no Halogen. IRF9310PbF SO8 Tube/Bulk 95 IRF9310TRPbF SO8 Tape and Reel 4000

Depletion-Mode Power MOSFETs and Applications Abdus Sattar, IXYS Corporation

Basic FET Ampli ers 6.0 PREVIEW 6.1 THE MOSFET AMPLIFIER

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

V DSS R DS(on) max Qg. 30V 3.2mΩ 36nC

200V, N-CHANNEL. Absolute Maximum Ratings. Features: 1 PD

Field Effect Transistors

A PHYSICAL MODEL FOR MOSFET OUTPUT RESISTANCE. by J. H. Huang, 2. H. Liu, M. C. Jeng, P. K. KO, C. Hu. Memorandum No.

ETIN25 Analogue IC Design. Laboratory Manual Lab 1

IRF5305PbF. HEXFET Power MOSFET V DSS = -55V. R DS(on) = 0.06Ω I D = -31A

MOSFET N-channel enhancement switching transistor IMPORTANT NOTICE. use

Fabrication and Characterization of N- and P-Type a-si:h Thin Film Transistors

Advanced VLSI Design CMOS Processing Technology

Introduction to VLSI Fabrication Technologies. Emanuele Baravelli

3. Diodes and Diode Circuits. 3. Diodes and Diode Circuits TLT-8016 Basic Analog Circuits 2005/2006 1

Features. Symbol JEDEC TO-220AB

EE-612: Nanoscale Transistors (Advanced VLSI Devices) Spring 2005

A I DM. W/ C V GS Gate-to-Source Voltage ± 12. Thermal Resistance Symbol Parameter Typ. Max. Units

AUIRLR2905 AUIRLU2905

IRFP460LC PD HEXFET Power MOSFET V DSS = 500V. R DS(on) = 0.27Ω I D = 20A

C Soldering Temperature, for 10 seconds 300 (1.6mm from case )

IRF6201PbF. HEXFET Power MOSFET V DS 20 V. R DS(on) max mω. Q g (typical) 130 nc 27 A. Absolute Maximum Ratings

AMD AXDA3000DKV4D Athlon TM XP Microprocessor Structural Analysis

Application Note AN-1070

Introduction to VLSI design (EECS 467)

CHAPTER 2 POWER AMPLIFIER

Lecture Notes 3 Introduction to Image Sensors

ECE124 Digital Circuits and Systems Page 1

Intel s Revolutionary 22 nm Transistor Technology

CURRENT LIMITING SINGLE CHANNEL DRIVER V OFFSET. Packages

Module 7 : I/O PADs Lecture 33 : I/O PADs

AP331A XX G - 7. Lead Free G : Green. Packaging (Note 2)

C Soldering Temperature, for 10 seconds 300 (1.6mm from case )

IRLR8743PbF IRLU8743PbF HEXFET Power MOSFET

W04 Transistors and Applications. Yrd. Doç. Dr. Aytaç Gören

A I DM. W/ C V GS Gate-to-Source Voltage ± 20. Thermal Resistance Symbol Parameter Typ. Max. Units

Winbond W2E512/W27E257 EEPROM

SMA Compound Semiconductors Lecture 2 - Metal-Semiconductor Junctions - Outline Introduction

Power MOSFET FEATURES. IRF9640PbF SiHF9640-E3 IRF9640 SiHF9640

Application Report SLVA072

91 P C = 25 C Power Dissipation 330 P C = 100 C Power Dissipation Linear Derating Factor

Sheet Resistance = R (L/W) = R N L

DE N06A RF Power MOSFET

V DS 100 V R DS(ON) 10V 72.5 m: Q g typ. 15 nc Q sw typ. 8.3 nc R G(int) typ. 2.2 Ω T J max 175 C

AN Level shifting techniques in I 2 C-bus design. Document information

MOS Capacitor CHAPTER OBJECTIVES

P-Channel 20 V (D-S) MOSFET

Power MOSFET. IRF510PbF SiHF510-E3 IRF510 SiHF510. PARAMETER SYMBOL LIMIT UNIT Drain-Source Voltage V DS 100 V Gate-Source Voltage V GS ± 20

AUTOMOTIVE MOSFET. C Soldering Temperature, for 10 seconds 300 (1.6mm from case )

IRLR8729PbF IRLU8729PbF

N-Channel 20-V (D-S) 175 C MOSFET

EXPERIMENT NUMBER 8 CAPACITOR CURRENT-VOLTAGE RELATIONSHIP

Design And Application Guide For High Speed MOSFET Gate Drive Circuits

Testing a power supply for line and load transients

3.4 - BJT DIFFERENTIAL AMPLIFIERS

Transcription:

6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 9-1 Lecture 9 - MOSFET (I) MOSFET I-V Characteristics October 6, 25 Contents: 1. MOSFET: cross-section, layout, symbols 2. Qualitative operation 3. I-V characteristics Reading assignment: Howe and Sodini, Ch. 4, 4.1-4.3 Announcements: Quiz 1: 1/13, 7:3-9:3 PM, (lectures #1-9); open book; must have calculator.

6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 9-2 Key questions How can carrier inversion be exploited to make a transistor? How does a MOSFET work? How does one construct a simple first-order model for the current-voltage characteristics of a MOSFET?

6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 9-3 1. MOSFET: layout, cross-section, symbols body source polysilicon gate drain gate n + p + n + n + p n inversion layer channel gate length gate oxide n p + p n + n + n + gate width n + STI edge Key elements: inversion layer under gate (depending on gate voltage) heavily-doped regions reach underneath gate inversion layer electrically connects source and drain 4-terminal device: body voltage important

6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 9-4 Image removed due to copyright restrictions.

6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 9-5 2 Circuit symbols Two complementary devices: n-channel device (n-mosfet) on p-si substrate (uses electron inversion layer) p-channel device (p-mosfet) on n-si substrate (uses hole inversion layer) I Dn D I D + Dn + S + S > VSB G G B B + + G B G V GS V BS V SD > S S I Dp D I Dp V SG D B (a) n-channel MOSFET (b) p-channel MOSFET

6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 9-6 2. Qualitative operation Water analogy of MOSFET: Source: water reservoir Drain: water reservoir Gate: gate between source and drain reservoirs V GS G ID S inversion layer depletion region D VGS VDS water p B source gate drain Want to understand MOSFET operation as a function of: gate-to-source voltage (gate height over source water level) drain-to-source voltage (water level difference between reservoirs) Initially consider source tied up to body (substrate or back).

6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 9-7 Three regimes of operation: 2 Cut-off regime: MOSFET: V GS <V T, V GD <V T with >. Water analogy: gate closed; no water can flow regardless of relative height of source and drain reservoirs. V GS <V T G V GD <V T S D p no inversion layer anywhere depletion region no water flow I D =

6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 9-8 Linear or Triode regime: MOSFET: V GS >V T, V GD >V T, with >. Water analogy: gate open but small difference in height between source and drain; water flows. V GS >V T G V GD >V T S D p inversion layer everywhere depletion region Electrons drift from source to drain electrical current! V GS Q n I D E y I D ID small VDS ID small VDS VGS>VT VDS VDS VT VGS

6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 9-9 Saturation regime: MOSFET: V GS >V T, V GD <V T ( > ). Water analogy: gate open; water flows from source to drain, but free-drop on drain side total flow independent of relative reservoir height! V GS >V T G V GD <V T S D p depletion region inversion layer "pinched-off" at drain side I D independent of : I D = I Dsat ID V GDsat =V T linear saturation sat =V GS -V T VDS

6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 9-1 3. I-V characteristics Geometry of problem: L y V GS -t ox x j V BS = S I S inversion layer G depletion region D I D p B x 2 General expression of channel current Current can only flow in y-direction: I y = WQ n (y)v y (y) Drain terminal current is equal to minus channel current: I D = WQ n (y)v y (y)

6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 9-11 I D = WQ n (y)v y (y) Rewrite in terms of voltage at channel location y, V c (y): If electric field is not too big: dv c (y) v y (y) µ n E y (y) = µ n dy For Q n (y) use charge-control relation at location y: Q n (y) = C ox [ V GS V c (y) V T ] for V GS V c (y) V T. All together: dv c (y) I D = Wµ n C ox (V GS V c (y) V T ) dy Simple linear first-order differential equation with one unknown, the channel voltage V c (y).

6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 9-12 Solve by separating variables: I D dy = Wµ n C ox (V GS V c V T )dv c Integrate along the channel in the linear regime: -for y =, () = V c -for y = L, V c (L) = (linear regime) Then: L I D dy = Wµ n C ox (V GS V c V T )dv c or: W I D = µ n C ox (V GS V T ) L 2

6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 9-13 For small : I D W µ n C ox (V GS V T ) L Key dependencies: I D (higher lateral electric field) V GS I D (higher electron concentration) L I D (lower lateral electric field) W I D (wider conduction channel) ID small VDS ID small VDS VGS>VT VDS VDS VT VGS This is the linear or triode regime.

6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 9-14 In general, W I D = µ n C ox (V GS V T ) L 2 Equation valid if V GS V c (y) V T at every y. Worst point is y = L, where V c (y) =, hence, equation valid if V GS V T, or: V GS V T ID VDS=VGS-VT VGS VGS=VT VDS term responsible for bend over of I D : 2

6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 9-15 To understand why I D bends over, must understand first channel debiasing: Q n (y) = C ox (V GS -V T ) E y (y) L > y > = L V c (y) y > V GS -V c (y) = L y V GS = local gate overdrive > V T L y Along channel from source to drain: y V c (y) Q n (y) E y (y) Local channel overdrive reduced closer to drain.

V T L y 6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 9-16 Impact of : Q n (y) = C ox (V GS -V T ) E y (y) L y = L y V c (y) L y VDS= V GS -V c (y) V GS = local gate overdrive As, channel debiasing more prominent I D rises more slowly with

6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 9-17 3µm n-channel MOSFET Output characteristics (V GS = 4 V, V GS =.5 V ):

6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 9-18 Zoom close to origin (V GS = 2 V, V GS =.25 V ):

6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 9-19 Transfer characteristics ( = 1 mv, = 2 mv ):

6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 9-2 Key conclusions The MOSFET is a field-effect transistor: the amount of charge in the inversion layer is controlled by the field-effect action of the gate the charge in the inversion layer is mobile conduction possible between source and drain In the linear regime: V GS I D : more electrons in the channel I D : stronger field pulling electrons out of the source Channel debiasing: inversion layer thins down from source to drain current saturation as approaches: sat = V GS V T