Optical Link ASICs for LHC Upgrades



Similar documents
A Gigabit Transceiver for Data Transmission in Future HEP Experiments and An overview of optoelectronics in HEP

Silicon Seminar. Optolinks and Off Detector Electronics in ATLAS Pixel Detector

Track Trigger and Modules For the HLT

Precision Tracking Test Beams at the DESY-II Synchrotron. Simon Spannagel DPG 2014 T88.7 Mainz,

Abstract. Cycle Domain Simulator for Phase-Locked Loops

A 1.62/2.7/5.4 Gbps Clock and Data Recovery Circuit for DisplayPort 1.2 with a single VCO

ATLAS Tile Calorimeter Readout Electronics Upgrade Program for the High Luminosity LHC

Gamma-ray Large Area Space Telescope (GLAST) Large Area Telescope (LAT) Calorimeter AFEE Board Parts Radiation Test Plan

it4036f 120-ps Wideband Phase Delay Description Features Device Diagram Timing Diagram

Clocking. Figure by MIT OCW Spring /18/05 L06 Clocks 1

ISSCC 2003 / SESSION 13 / 40Gb/s COMMUNICATION ICS / PAPER 13.7

11. High-Speed Differential Interfaces in Cyclone II Devices

SPADIC: CBM TRD Readout ASIC

TDA4605 CONTROL CIRCUIT FOR SWITCH MODE POWER SUPPLIES USING MOS TRANSISTORS

Photo Modules for PCM Remote Control Systems

A 3.2Gb/s Clock and Data Recovery Circuit Without Reference Clock for a High-Speed Serial Data Link

The muon L0 Off Detector Electronics (ODE) for the LHCb experiment

ISTITUTO NAZIONALE DI FISICA NUCLEARE

Alpha CPU and Clock Design Evolution

RX-AM4SF Receiver. Pin-out. Connections

R&D activities at ITA for High Energy Physics. F. Arteche

CHARGE pumps are the circuits that used to generate dc

76-77 GHz RF Transmitter Front-end for W-band Radar Applications

ISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.7

RF data receiver super-reactive ASK modulation, low cost and low consumption ideal for Microchip HCS KEELOQ decoder/encoder family. 0.

X 4 CONFIDENTIAL X 4 OTHER PROGRAMME: CUSTOMER: CONTRACT NO.: WPD NO.: DRD NO.: CONTRACTUAL DOC.:

DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS

Product Specification PE9304

CMS Tracker module / hybrid tests and DAQ development for the HL-LHC

An All-Digital Phase-Locked Loop with High Resolution for Local On-Chip Clock Synthesis

Clock- and data-recovery IC with demultiplexer for a 2.5 Gb/s ATM physical layer controller

TM7BDM8B expansion block - TM7 - IP67-8 DI/DO - 24V DC A - M8 connector

LVDS Technology Solves Typical EMI Problems Associated with Cell Phone Cameras and Displays

PoS(PhotoDet 2012)068

Low-Level Analog Front-End & Data Transmission ASIC* Design An overview of the full-custom analog design flow

KVPX CONNECTOR SERIES HIGH SPEED SIGNAL INTEGRITY REPORT

Spread-Spectrum Crystal Multiplier DS1080L. Features

Electron-Muon Ranger (EMR)

A.Besson, IPHC-Strasbourg

Clock Recovery in Serial-Data Systems Ransom Stephens, Ph.D.

Curriculum Vitae et Studiorum. Giovanni Losurdo

AMPLIFIED HIGH SPEED FIBER PHOTODETECTOR USER S GUIDE

Introduction to CMOS VLSI Design

8 Gbps CMOS interface for parallel fiber-optic interconnects

An optical readout configuration for advanced massive GW detectors

Development of on line monitor detectors used for clinical routine in proton and ion therapy

LONGLINE QSFP+ SR4. Features. Applications. Description. Page 1 of 13

Development of the electromagnetic calorimeter waveform digitizers for the Fermilab Muon g-2 experiment

KLQ750CO controller temp/intensity/feedback/24v/usb/rs622/analog trigger

PLAS: Analog memory ASIC Conceptual design & development status

A 10,000 Frames/s 0.18 µm CMOS Digital Pixel Sensor with Pixel-Level Memory

Product Specification. RoHS-6 Compliant 10Gb/s 850nm Multimode Datacom XFP Optical Transceiver FTLX8512D3BCL

Data Sheet. HFBR-0600Z Series SERCOS Fiber Optic Transmitters and Receivers

LED red (-): Measuring value < lower tolerance threshold LED red (+): Measuring value > upper tolerance threshold. Page 1/6

FIRST INTERNATIONAL WORKSHOP ON MULTIPLE PARTONIC INTERACTIONS AT THE LHC 1 st MPI@LHC Perugia, Italy, , 2008

CMOS, the Ideal Logic Family

Link-65 MHz, +3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz

Core Power Delivery Network Analysis of Core and Coreless Substrates in a Multilayer Organic Buildup Package

Status of CBM-XYTER Development

arxiv: v1 [physics.ins-det] 4 Feb 2014

24-Bit Analog-to-Digital Converter (ADC) for Weigh Scales FEATURES S8550 VFB. Analog Supply Regulator. Input MUX. 24-bit Σ ADC. PGA Gain = 32, 64, 128

CMS Tracking Performance Results from early LHC Running

The new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links. Filippo Costa on behalf of the ALICE DAQ group

Hi-Rel Latch-Up Current Limiter (LCL) High Input Voltage Range, 2A Output Current Radiation Hardened Design

UTBB-FDSOI 28nm : RF Ultra Low Power technology for IoT

CAPTAN: A Hardware Architecture for Integrated Data Acquisition, Control, and Analysis for Detector Development

ZL40221 Precision 2:6 LVDS Fanout Buffer with Glitchfree Input Reference Switching and On-Chip Input Termination Data Sheet

Signal Types and Terminations

BPW34. Silicon PIN Photodiode VISHAY. Vishay Semiconductors

The role of the magnetic hard disk drive

EMC / EMI issues for DSM: new challenges

CMS Level 1 Track Trigger

VITESSE SEMICONDUCTOR CORPORATION. 16:1 Multiplexer. Timing Generator. CMU x16

Electrical tests on PCB insulation materials and investigation of influence of solder fillets geometry on partial discharge

OTi. Ours Technology Inc. OTi-6828 FLASH DISK CONTROLLER. Description. Features

LM139/LM239/LM339/LM2901/LM3302 Low Power Low Offset Voltage Quad Comparators

PLL frequency synthesizer

Tire pressure monitoring

155 Mb/s Fiber Optic Light to Logic Receivers for OC3/STM1

DS2187 Receive Line Interface

The CMS All Silicon Tracker

Performance of Silicon N-in-P Pixel Detectors Irradiated up to neq /cm2 for Future ATLAS Upgrades

Chapter 6 PLL and Clock Generator

Magnet field- and Radiation Tolerant New Power Supply System MARATON - Technical Overview. 22-Sep-03 1

ELAN DIGITAL SYSTEMS LTD. SL232 PC- CARD USER S GUIDE

Stefano Colafranceschi

High-Speed, 5 V, 0.1 F CMOS RS-232 Driver/Receivers ADM202/ADM203

Silicon Sensors for CMS Tracker at High-Luminosity Environment - Challenges in particle detection -

Low Speed Fiber Optic Link DO Engineering Note EN-397 Preliminary Jorge An1aral LAFEXlCBPF

Charged cable event. 1 Goal of the ongoing investigation. 2 Energy sources for the CDE. Content

Activités 65nm / 130nm. Marlon Barbero - CPPM ATLAS-IN2P3 15 octobre 2013

Wideband Driver Amplifiers

A Laser Scanner Chip Set for Accurate Perception Systems

Transcription:

Optical Link ASICs for LHC Upgrades K.K. Gan, H.P. Kagan, R.D. Kass, J. Moore, S. Smith The Ohio State University July 30, 2009 K.K. Gan DPF2009 1

Outline Introduction VCSEL driver chip PIN receiver/decoder chip Clock multiplier Summary K.K. Gan DPF2009 2

Introduction 1 st phase of LHC upgrade is planned for 2014: 3 times increase in luminosity to 3x10 34 cm -2 s -1 expect significant degradation in the ATLAS pixel detector add an insertable barrel layer (IBL) at radius of 3.5 cm Possible upgrade for on-detector optical readout system for the IBL: add new functionalities to correct for deficiencies in current system upgrade current optical chips to run at higher speed some of the development could be of interest to SLHC upgrade use 130 nm CMOS 8RF process prototype chips received/irradiated in July/August 2008 results will be presented below K.K. Gan DPF2009 3

Opto-Chips 640 Mb/s VCSEL driver 3.2 Gb/s VCSEL driver 640 MHz clock multipliers (4 x 160 and 16 x 40 MHz) PIN receiver/decoder (40, 160, 320 Mb/s) 4 K.K. Gan DPF2009 2.6 mm x 1.5 mm

Testing the 130 nm Opto-Chips chips were tested in the lab at Ohio State University chips were irradiated with 24 GeV protons to SLHC dose at CERN 8 VCSEL drivers: 4 slow + 4 fast 4 PIN receivers/decoders (purely electrical testing) 4 PIN receivers/decoders coupled to PIN 4 clock multipliers long cables limited testing of drivers/receivers to 40 Mb/s special designed card allows testing of clock multiplier at 640 MHz K.K. Gan DPF2009 protons 5

VCSEL Driver Chip Slow VDC 640 Mb/s ~ 14 ma max Fast VDC 640 Mb/s ~ 9 ma max Fast VDC 3.2 Gb/s both slow/fast chips are working LVDS receiver/vcsel driver work at high speed BER < 10-13 @ 4 Gb/s using 10 Gb/s AOC VCSEL K.K. Gan DPF2009 6

VDC Irradiation Fast Slow VDC driving 25 Ω with constant control current (Iset) drive current decreases with radiation for constant Iset driver circuit fabricated with thick oxide process K.K. Gan DPF2009 7

Unirradiated vs. Irradiated VDC Unirradiated Irradiated 2 Gb/s VDC driving 2.5 Gb/s Optowell VCSEL Possible to obtain similar eye diagram by adjusting control currents radiation induced changes in control current circuitry K.K. Gan DPF2009 8

Threshold Shift in Irradiated PMOS Have access to two transistors for characterization simulation with 300 mv threshold shift reproduces observed V vs. I PMOS and NMOS have different threshold voltage shifts will use only PMOS in the current mirror K.K. Gan DPF2009 9

Receiver/Decoder Chip Designed to operate at 40, 160, and 320 Mb/s achieve only 250 Mb/s due to lack of time for design optimization before submission no significant degradation up to SLHC dose K.K. Gan DPF2009 10

Low Voltage Differential Driver output has fast rise and fall times output has proper amplitude and baseline small clock jitter, e.g. < 50 ps (1%) @ 160 MHz no significant degradation up to SLHC dose K.K. Gan DPF2009 11

Single Event Upset Single event upset (SEU) measured with receiver/decoder coupled to a Taiwan PIN for 40 Mb/s operation SEU rate much higher for chip coupled to PIN as expected no significant degradation with radiation observed Chip only Chip coupled to PIN Diode K.K. Gan DPF2009 12

Clock Multiplier clock multiplier needed to serialize high speed data both 4 x 160 MHz and 16 x 40 MHz clock multipliers work use of recovered clock as input does not increase jitter VCO Charge Pump Phase Detector Clock Divider PLL / Mul(plier K.K. Gan DPF2009 13

Clock Multiplier SEU in PIN coupled to data/clock decoder disturbed the input clock observation confirmed with simulation output clock takes ~ 3 µs to recover two of the four chips lost lock during irradiation need power cycling to resume operation at 640 MHz no change in current consumption simulation K.K. Gan DPF2009 14 Start up SEU

Summary first 130 nm submission mostly successful no significant degradation up to 73 Mrad observe threshold shift in thick oxide transistors aim for next iteration in autumn 2009 with new functionalities individual control of VCSEL currents redundancy: ability to bypass a bad VCSEL/PIN channel K.K. Gan DPF2009 15

Artistic view of an ATLAS SCT Endcap Disk RD09 9th International Conference on Large Scale Applications and Radiation Hardness of Semiconductor Detectors Semiconductor Detectors - Tracking Systems - Radiation Effects and Hardness - Electronics September 30 - October 2, 2009, Florence, Italy Sala Convegni della Cassa di Risparmio di Firenze - Via Folco Portinari http://www.fi.infn.it/conferenze/rd09 K.K. Gan Scientific Committee A. Clark Université de Genève, Switzerland D. Contardo Institut de Physique Nucléaire de Lyon, France K.K. Gan Ohio State University, USA S. Kwan Fermilab, Batavia, USA G. Parrini Università degli Studi di Firenze, Italy L. Rossi INFN Genova, Italy H. Sadrozinski University of California at Santa Cruz, USA P. Sharp Imperial College, London, UK H. Spieler Lawrence Berkeley National Laboratory, USA G. Tonelli Università di Pisa, Italy A. Vacchi INFN Trieste, Italy Organizing Committee O. Adriani Università degli Studi di Firenze, Italy C. Civinini INFN Firenze, Italy E. Focardi Università degli Studi di Firenze, Italy G. Sguazzoni INFN Firenze, Italy Conference secretariat Elisabetta Greco Istituto Nazionale di Fisica Nucleare Via Sansone, 1-50019 Sesto Fiorentino (Fi) Italy DPF2009 tel. & fax. +39-055 457 2079 e-mail: rd09@fi.infn.it 16