PLAS: Analog memory ASIC Conceptual design & development status
|
|
|
- Louisa Miller
- 9 years ago
- Views:
Transcription
1 PLAS: Analog memory ASIC Conceptual design & development status Ramón J. Aliaga Instituto de Física Corpuscular (IFIC) Consejo Superior de Investigaciones Científicas (CSIC) Universidad de Valencia Vicente Herrero Instituto de Instrumentación para Imagen Molecular (I3M) Universidad Politécnica de Valencia Contact: GASPARD-HYDE-TRACE Workshop 15 Univ. Padova
2 ASIC purpose in TRACE 2 Located at front-end, receives signals from detector + preamplifiers (low activity) Must generate trigger Must sample valid pulses (incl. pre-trigger) Must perform zero suppression and serialization Must minimize deadtime Strong restrictions on area and power Possible solutions: Free-running ADCs? Power and area too high COTS analog memory? Deadtime too high Custom analog memory design
3 ASIC specifications 3 Pulse capture: 64 inputs with independent trigger (122 needed per detector 2x ASIC) Sample 200 MHz (100 MHz DDR clock) samples from each pulse Generate Trigger Request signal No deadtime (limited by readout rate) Pulse readout: Single output (analog) Analog 50 MHz External ADC Low noise (11.5 ENOB spec) Other specs: Pulse timestamping, synchronizable (between ASICs and with GTS) Max 10 mw/channel 0.18 μm CMOS technology, 1.8 V power supply
4 ASIC architecture 4
5 ASIC architecture 5 Trigger for GTS 64 independent channels with SCA Analog output towards ADC Configuration interface 2-stage pipelined asymmetric Switched Capacitor Array (SCA) (32 pre-trigger post-trigger) Readout interface
6 PLAS: Pipelined Asymmetric SCA 6 Pre-trigger memory 64 channels, dedicated. 32 samples each. Circular buffer logic. Storage buffer Used to store contents of pre-trigger memory. Post-trigger memory 8 channels, shared. 192 samples. Registers for event ID (timestamp, channel).
7 7 Pre-trigger memory samples continuously as a circular buffer.
8 8 Pre-trigger memory samples continuously as a circular buffer.
9 9 Pre-trigger memory samples continuously as a circular buffer.
10 10 Pre-trigger memory samples continuously as a circular buffer.
11 11 programmable threshold On pulse detection, the channel is locked
12 12 On pulse detection, the channel is locked and a free slot in the second SCA is assigned, where pulse capture continues.
13 13 On pulse detection, the channel is locked and a free slot in the second SCA is assigned, where pulse capture continues.
14 14 On pulse detection, the channel is locked and a free slot in the second SCA is assigned, where pulse capture continues.
15 15 On pulse detection, the channel is locked and a free slot in the second SCA is assigned, where pulse capture continues.
16 16 programmable threshold Simultaneous capture of channels is of course possible.
17 17 During pulse capture, the contents of the pre-trigger memory are transferred sequentially to a buffer in the assigned channel.
18 18 During pulse capture, the contents of the pre-trigger memory are transferred sequentially to a buffer in the assigned channel.
19 19 During pulse capture, the contents of the pre-trigger memory are transferred sequentially to a buffer in the assigned channel.
20 20 During pulse capture, the contents of the pre-trigger memory are transferred sequentially to a buffer in the assigned channel.
21 21 When pulse capture ends, the input channel is immediately ready to start sampling again. No deadtime.
22 22 When pulse capture ends, the input channel is immediately ready to start sampling again. No deadtime.
23 23 When pulse capture ends, the input channel is immediately ready to start sampling again. No deadtime.
24 24 The captured pulse and information can be read out later at a slower rate.
25 25 The captured pulse and information can be read out later at a slower rate.
26 26 The captured pulse and information can be read out later at a slower rate.
27 27 The captured pulse and information can be read out later at a slower rate.
28 28 The captured pulse and information can be read out later at a slower rate.
29 29 The captured pulse and information can be read out later at a slower rate.
30 Pipelined Asymmetric SCA: Summary 30 Benefits: Large reduction in number of memory cells Standard SCA: 64x224 = cells PLAS: 64x32 + 8x224 = 3840 cells (27% of standard SCA) Zero deadtime per channel Write and read operations completely separate Disadvantages: Parameters need to be fixed beforehand: Fixed size of pre-trigger window (= length of 1st stage) Max amount of simultaneous pulses (= height of 2nd stage) Different response for pre-trigger and post-trigger samples (pre-trigger is noisier) Calibration is more complex (need to calibrate 1st and 2nd stages separately)
31 Implementation details 31 Input buffer (x64) SCA 1st stage (x64) SCA 2nd stage (x8) Output buffer (x1) Internal voltage range: 0.3V to 1.5V Estimated power consumption: Slightly over 10 mw/channel at the moment Storage buffer For every channel: input amplifier + pre-trigger SCA (est. 8 mw/channel) Output slots: post-trigger SCA + storage buffer (est. 7 mw/slot) Single output, differential mode (est. 12 mw/output) Additional external line driver in PCB (est. 60 mw/driver)
32 Input buffer stages 32 External resistor R 1 to set gain and isolate voltage range (1 per channel) Programmable reference voltage V ref to select input polarity (common, 2 per ASIC) Programmable trigger threshold (2 per channel, est mw per DAC) Programmable trigger conditions: pos. edge, neg. edge, global trigger, dedicated trigger input Will include dedicated pins for test of external shapers, but pin count greatly increased Standard power supply (+1.8V / 0V) this adds some bias current (est. 0.5 mw per channel)
33 Switched capacitor arrays 33 WR CLK (100 MHz) C 1 on C 2 on C 3 on C 4 on d Shared amplifiers for reduced power consumption (est. 3.5 mw per amp) Split into two phases working at half frequency (100 MHz, DDR clock) in order to increase tracking window for each cell (from (5 d) ns to (10 d) ns) Additional storage buffer in stage 2
34 Progress status 34 Roadmap: Design of analog blocks Input buffer, SCA amplifiers, output buffer, trigger generator, memory cell (incl. switches), clock receiver System level simulation Tuning of analog blocks (finishing) Design of digital blocks (in progress) I 2 C controller, local channel controllers, FIFO and matrix controller, readout controller, timestamp reference Layout Integration and fabrication Foundry tape-in date: 31 Aug 2015 Samples out 20 Nov 2015 Test and characterization expected Q1 2016
SPADIC: CBM TRD Readout ASIC
SPADIC: CBM TRD Readout ASIC Tim Armbruster [email protected] HIC for FAIR, Darmstadt Schaltungstechnik Schaltungstechnik und und February 2011 Visit http://spadic.uni-hd.de 1. Introduction
Status of CBM-XYTER Development
Status of CBM-XYTER Development Latest Results of the CSA/ADC Test-Chip Tim Armbruster [email protected] Heidelberg University Schaltungstechnik Schaltungstechnik und und 14th CBM CM
Design Tips for Low Noise Readout PCBs Or: How black magic can lead to success
Design Tips for Low Noise Readout PCBs Or: How black magic can lead to success Tim Armbruster [email protected] SuS Monday Meeting Schaltungstechnik Schaltungstechnik und und April
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential
CHAPTER 11: Flip Flops
CHAPTER 11: Flip Flops In this chapter, you will be building the part of the circuit that controls the command sequencing. The required circuit must operate the counter and the memory chip. When the teach
Digital to Analog Converter. Raghu Tumati
Digital to Analog Converter Raghu Tumati May 11, 2006 Contents 1) Introduction............................... 3 2) DAC types................................... 4 3) DAC Presented.............................
PROGRAMMABLE ANALOG INTEGRATED CIRCUIT FOR USE IN REMOTELY OPERATED LABORATORIES
PROGRAMMABLE ANALOG INTEGRATED CIRCUIT FOR USE IN REMOTELY OPERATED LABORATORIES Carsten Wulff ([email protected]) Prof. Trond Ytterdal ([email protected]) Norwegian University of Science and Technology,
Chapter 6: From Digital-to-Analog and Back Again
Chapter 6: From Digital-to-Analog and Back Again Overview Often the information you want to capture in an experiment originates in the laboratory as an analog voltage or a current. Sometimes you want to
11. High-Speed Differential Interfaces in Cyclone II Devices
11. High-Speed Differential Interfaces in Cyclone II Devices CII51011-2.2 Introduction From high-speed backplane applications to high-end switch boxes, low-voltage differential signaling (LVDS) is the
Status of the design of the TDC for the GTK TDCpix ASIC
Status of the design of the TDC for the GTK TDCpix ASIC Gianluca Aglieri Rinella, Lukas Perktold DLL design review meeting, 16 03 2011 Outline Introduction Purpose and objectives Reminder Challenges of
Febex Data Acquisition System
Febex Data Acquisition System (FPGA Hit Finder and Energy Filter for the FEBEX Pipelining ADC) Dr. Ivan Rusanov for CSEE, GSI - Darmstadt CSEE meeting, GSI 24.02.2014., Darmstadt The Febex Data AcquisitionSystem
A 1-GSPS CMOS Flash A/D Converter for System-on-Chip Applications
A -GSPS CMOS Flash A/D Converter for System-on-Chip Applications Jincheol Yoo, Kyusun Choi, and Ali Tangel Department of Computer Science & Department of Computer & Engineering Communications Engineering
DAC Digital To Analog Converter
DAC Digital To Analog Converter DAC Digital To Analog Converter Highlights XMC4000 provides two digital to analog converters. Each can output one analog value. Additional multiple analog waves can be generated
Tire pressure monitoring
Application Note AN601 Tire pressure monitoring 1 Purpose This document is intended to give hints on how to use the Intersema pressure sensors in a low cost tire pressure monitoring system (TPMS). 2 Introduction
DRM compatible RF Tuner Unit DRT1
FEATURES DRM compatible RF Tuner Unit DRT1 High- Performance RF Tuner Frequency Range: 10 KHz to 30 MHz Input ICP3: +13,5dBm, typ. Noise Figure @ full gain: 14dB, typ. Receiver Factor: -0,5dB, typ. Input
A 10,000 Frames/s 0.18 µm CMOS Digital Pixel Sensor with Pixel-Level Memory
Presented at the 2001 International Solid State Circuits Conference February 5, 2001 A 10,000 Frames/s 0.1 µm CMOS Digital Pixel Sensor with Pixel-Level Memory Stuart Kleinfelder, SukHwan Lim, Xinqiao
LLRF. Digital RF Stabilization System
LLRF Digital RF Stabilization System Many instruments. Many people. Working together. Stability means knowing your machine has innovative solutions. For users, stability means a machine achieving its full
The modular concept of the MPA-3 system is designed to enable easy accommodation to a huge variety of experimental requirements.
HARDWARE DESCRIPTION The modular concept of the MPA-3 system is designed to enable easy accommodation to a huge variety of experimental requirements. BASE MODULE GO LINE Digital I/O 8 Analog Out AUX 1
ADS9850 Signal Generator Module
1. Introduction ADS9850 Signal Generator Module This module described here is based on ADS9850, a CMOS, 125MHz, and Complete DDS Synthesizer. The AD9850 is a highly integrated device that uses advanced
ICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram
Quad PLL with VCXO Quick Turn Clock Description The ICS379 QTClock TM generates up to 9 high quality, high frequency clock outputs including a reference from a low frequency pullable crystal. It is designed
DIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION
DIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION Introduction The outputs from sensors and communications receivers are analogue signals that have continuously varying amplitudes. In many systems
1.1 Silicon on Insulator a brief Introduction
Table of Contents Preface Acknowledgements Chapter 1: Overview 1.1 Silicon on Insulator a brief Introduction 1.2 Circuits and SOI 1.3 Technology and SOI Chapter 2: SOI Materials 2.1 Silicon on Heteroepitaxial
Chapter 9 Latches, Flip-Flops, and Timers
ETEC 23 Programmable Logic Devices Chapter 9 Latches, Flip-Flops, and Timers Shawnee State University Department of Industrial and Engineering Technologies Copyright 27 by Janna B. Gallaher Latches A temporary
Part Number Description AD9254R703F Radiation tested to 100K, 1.8V, 14-Bit, 150MSPS Bipolar Ain Range A/D Converter
This specification documents the detail requirements for space qualified product manufactured on Analog Devices, Inc.'s QML certified line per MIL-PRF-38535 Level V except as modified herein. The manufacturing
Programmable Single-/Dual-/Triple- Tone Gong SAE 800
Programmable Single-/Dual-/Triple- Tone Gong Preliminary Data SAE 800 Bipolar IC Features Supply voltage range 2.8 V to 18 V Few external components (no electrolytic capacitor) 1 tone, 2 tones, 3 tones
X 4 CONFIDENTIAL X 4 OTHER PROGRAMME: CUSTOMER: CONTRACT NO.: WPD NO.: DRD NO.: CONTRACTUAL DOC.:
Date: Aug. 2002 Page: ii Contraves Space AG Schaffhauserstr. 580 CH-8052 Zurich Switzerland CLASS 1 UNRESTRICTED 1 2 INDUSTRY 2 3 RESTRICTED 3 CATEGORY CONFIGURED, FOR APPROVAL NOT CONFIGURED, FOR APPROVAL
Dual DIMM DDR2 and DDR3 SDRAM Interface Design Guidelines
Dual DIMM DDR2 and DDR3 SDRAM Interface Design Guidelines May 2009 AN-444-1.1 This application note describes guidelines for implementing dual unbuffered DIMM DDR2 and DDR3 SDRAM interfaces. This application
ZL40221 Precision 2:6 LVDS Fanout Buffer with Glitchfree Input Reference Switching and On-Chip Input Termination Data Sheet
Features Inputs/Outputs Accepts two differential or single-ended inputs LVPECL, LVDS, CML, HCSL, LVCMOS Glitch-free switching of references On-chip input termination and biasing for AC coupled inputs Six
Digital to Analog and Analog to Digital Conversion
Real world (lab) is Computer (binary) is digital Digital to Analog and Analog to Digital Conversion V t V t D/A or DAC and A/D or ADC D/A Conversion Computer DAC A/D Conversion Computer DAC Digital to
Power Reduction Techniques in the SoC Clock Network. Clock Power
Power Reduction Techniques in the SoC Network Low Power Design for SoCs ASIC Tutorial SoC.1 Power Why clock power is important/large» Generally the signal with the highest frequency» Typically drives a
MANUAL FOR RX700 LR and NR
MANUAL FOR RX700 LR and NR 2013, November 11 Revision/ updates Date, updates, and person Revision 1.2 03-12-2013, By Patrick M Affected pages, ETC ALL Content Revision/ updates... 1 Preface... 2 Technical
Technical Datasheet Scalar Network Analyzer Model 8003-10 MHz to 40 GHz
Technical Datasheet Scalar Network Analyzer Model 8003-10 MHz to 40 GHz The Giga-tronics Model 8003 Precision Scalar Network Analyzer combines a 90 db wide dynamic range with the accuracy and linearity
24-Bit Analog-to-Digital Converter (ADC) for Weigh Scales FEATURES S8550 VFB. Analog Supply Regulator. Input MUX. 24-bit Σ ADC. PGA Gain = 32, 64, 128
24-Bit Analog-to-Digital Converter (ADC) for Weigh Scales DESCRIPTION Based on Avia Semiconductor s patented technology, HX711 is a precision 24-bit analogto-digital converter (ADC) designed for weigh
S2000 Spectrometer Data Sheet
Description The Ocean Optics OEM S2000 Spectrometer includes the linear CCD-array optical bench, plus the circuits necessary for spectrometer operation. The result is a compact, flexible system with no
Baseband delay line QUICK REFERENCE DATA
FEATURES Two comb filters, using the switched-capacitor technique, for one line delay time (64 µs) Adjustment-free application No crosstalk between SECAM colour carriers (diaphoty) Handles negative or
Simplifying System Design Using the CS4350 PLL DAC
Simplifying System Design Using the CS4350 PLL 1. INTRODUCTION Typical Digital to Analog Converters (s) require a high-speed Master Clock to clock their digital filters and modulators, as well as some
Reconfigurable System-on-Chip Design
Reconfigurable System-on-Chip Design MITCHELL MYJAK Senior Research Engineer Pacific Northwest National Laboratory PNNL-SA-93202 31 January 2013 1 About Me Biography BSEE, University of Portland, 2002
Mikro-Tasarım Next Generation Imaging Sensors
Mikro-Tasarım Next Generation Imaging Sensors NIR SWIR High- Performance ROICs, Sensors, and ASICs for Infrared Imaging Systems LWIR Mikro- Tasarım was founded in 2008 as a fabless semiconductor IC design
W a d i a D i g i t a l
Wadia Decoding Computer Overview A Definition What is a Decoding Computer? The Wadia Decoding Computer is a small form factor digital-to-analog converter with digital pre-amplifier capabilities. It is
Data Sheet. Adaptive Design ltd. Arduino Dual L6470 Stepper Motor Shield V1.0. 20 th November 2012. L6470 Stepper Motor Shield
Arduino Dual L6470 Stepper Motor Shield Data Sheet Adaptive Design ltd V1.0 20 th November 2012 Adaptive Design ltd. Page 1 General Description The Arduino stepper motor shield is based on L6470 microstepping
DS2187 Receive Line Interface
Receive Line Interface www.dalsemi.com FEATURES Line interface for T1 (1.544 MHz) and CEPT (2.048 MHz) primary rate networks Extracts clock and data from twisted pair or coax Meets requirements of PUB
SKY73134-11: Wideband PLL Frequency Synthesizer
DATA SHEET SKY73134-11: Wideband PLL Frequency Synthesizer Applications Cellular base station systems: GSM/EDGE, CDMA2000, WCDMA, TD-SCDMA, LTE Other wireless communication systems Features Continuous
White Paper Utilizing Leveling Techniques in DDR3 SDRAM Memory Interfaces
White Paper Introduction The DDR3 SDRAM memory architectures support higher bandwidths with bus rates of 600 Mbps to 1.6 Gbps (300 to 800 MHz), 1.5V operation for lower power, and higher densities of 2
Electronics GRETINA Project
Electronics GRETINA Project Requirement Document Sergio Zimmermann July 24, 2004 ANL Electronics Workshop, Schedule 1 Outline Doc Data Base Justification Document types Functional requirements List of
US-SPI New generation of High performances Ultrasonic device
US-SPI New generation of High performances Ultrasonic device Lecoeur Electronique - 19, Rue de Courtenay - 45220 CHUELLES - Tel. : +33 ( 0)2 38 94 28 30 - Fax : +33 (0)2 38 94 29 67 US-SPI Ultrasound device
Interfacing Analog to Digital Data Converters
Converters In most of the cases, the PIO 8255 is used for interfacing the analog to digital converters with microprocessor. We have already studied 8255 interfacing with 8086 as an I/O port, in previous
Making Basic Measurements. Publication Number 16700-97020 August 2001. Training Kit for the Agilent Technologies 16700-Series Logic Analysis System
Making Basic Measurements Publication Number 16700-97020 August 2001 Training Kit for the Agilent Technologies 16700-Series Logic Analysis System Making Basic Measurements: a self-paced training guide
PS323. Precision, Single-Supply SPST Analog Switch. Features. Description. Block Diagram, Pin Configuration, and Truth Table. Applications PS323 PS323
Features ÎÎLow On-Resistance (33-ohm typ.) Minimizes Distortion and Error Voltages ÎÎLow Glitching Reduces Step Errors in Sample-and-Holds. Charge Injection, 2pC typ. ÎÎSingle-Supply Operation (+2.5V to
Using Altera MAX Series as Microcontroller I/O Expanders
2014.09.22 Using Altera MAX Series as Microcontroller I/O Expanders AN-265 Subscribe Many microcontroller and microprocessor chips limit the available I/O ports and pins to conserve pin counts and reduce
APPLICATION NOTE GaGe CompuScope 14200-based Lightning Monitoring System
APPLICATION NOTE GaGe CompuScope 14200-based Lightning Monitoring System Challenge A customer needed to upgrade an older data acquisition unit for a real-time lightning monitoring system. Unlike many lightning
CMOS, the Ideal Logic Family
CMOS, the Ideal Logic Family INTRODUCTION Let s talk about the characteristics of an ideal logic family. It should dissipate no power, have zero propagation delay, controlled rise and fall times, and have
TDA4605 CONTROL CIRCUIT FOR SWITCH MODE POWER SUPPLIES USING MOS TRANSISTORS
CONTROL CIRCUIT FOR SWITCH MODE POWER SUPPLIES USING MOS TRANSISTORS Fold-Back Characteristic provides Overload Protection for External Diodes Burst Operation under Short-Circuit and no Load Conditions
LEN s.r.l. Via S. Andrea di Rovereto 33 c.s. 16043 CHIAVARI (GE) Tel. +39 0185 318444 - Fax +39 0185 472835 mailto: [email protected] url: http//www.len.
MA511 General Index 1 INTRODUCTION... 3 1.1 HARDWARE FEATURES:... 4 2 INTERFACE... 5 2.1 KEYBOARD... 6 2.2 POWER ON... 7 2.3 POWER OFF... 7 2.4 DETECTOR CONNECTION... 7 2.5 DETECTOR SUBSTITUTION...7 3
Managing High-Speed Clocks
Managing High-Speed s & Greg Steinke Director, Component Applications Managing High-Speed s Higher System Performance Requires Innovative ing Schemes What Are The Possibilities? High-Speed ing Schemes
Evaluating AC Current Sensor Options for Power Delivery Systems
Evaluating AC Current Sensor Options for Power Delivery Systems State-of-the-art isolated ac current sensors based on CMOS technology can increase efficiency, performance and reliability compared to legacy
Documentation. M-Bus 130-mbx
Documentation M-Bus 130-mbx Introduction The mx M-Bus module is part of the mx Smart Slot communications family. With the integrated SmartSlot technology, mx systems ag offers automatic consumer data read-out
USB readout board for PEBS Performance test
June 11, 2009 Version 1.0 USB readout board for PEBS Performance test Guido Haefeli 1 Li Liang 2 Abstract In the context of the PEBS [1] experiment a readout board was developed in order to facilitate
Signal Types and Terminations
Helping Customers Innovate, Improve & Grow Application Note Signal Types and Terminations Introduction., H, LV, Sinewave, Clipped Sinewave, TTL, PECL,,, CML Oscillators and frequency control devices come
RETRIEVING DATA FROM THE DDC112
RETRIEVING DATA FROM THE by Jim Todsen This application bulletin explains how to retrieve data from the. It elaborates on the discussion given in the data sheet and provides additional information to allow
Radio sensor powered by a mini solar cell the EnOcean STM 110 now functions with even less light
Radio sensor powered by a mini solar cell the EnOcean STM 110 now functions with even less light In this issue, we would like to present the EnOcean radio sensor module STM 110 in more detail. The module
HT1632C 32 8 &24 16 LED Driver
328 &216 LED Driver Features Operating voltage: 2.V~5.5V Multiple LED display 32 ROW /8 COM and 2 ROW & 16 COM Integrated display RAM select 32 ROW & 8 COM for 6 display RAM, or select 2 ROW & 16 COM for
1. Oscilloscope is basically a graph-displaying device-it draws a graph of an electrical signal.
CHAPTER 3: OSCILLOSCOPE AND SIGNAL GENERATOR 3.1 Introduction to oscilloscope 1. Oscilloscope is basically a graph-displaying device-it draws a graph of an electrical signal. 2. The graph show signal change
Pixie Viewer Online Help
Getting Help for the Pixie Viewer There are several ways to get help for the Pixie Viewer. You can use IGOR's built-in help browser to access the Pixie Viewer specific help file by selecting Help -> Help
Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa
Experiment # 9 Clock generator circuits & Counters Eng. Waleed Y. Mousa 1. Objectives: 1. Understanding the principles and construction of Clock generator. 2. To be familiar with clock pulse generation
AVR125: ADC of tinyavr in Single Ended Mode. 8-bit Microcontrollers. Application Note. Features. 1 Introduction
AVR125: ADC of tinyavr in Single Ended Mode Features Up to 10bit resolution Up to 15kSPS Auto triggered and single conversion mode Optional left adjustment for ADC result readout Driver source code included
A PC-BASED TIME INTERVAL COUNTER WITH 200 PS RESOLUTION
35'th Annual Precise Time and Time Interval (PTTI) Systems and Applications Meeting San Diego, December 2-4, 2003 A PC-BASED TIME INTERVAL COUNTER WITH 200 PS RESOLUTION Józef Kalisz and Ryszard Szplet
US-Key New generation of High performances Ultrasonic device
US-Key New generation of High performances Ultrasonic device US-Key connected to a laptop computer US-Key Ultrasound device single channel Features USB2 High Speed connection Ultralow noise preamplifier
Pericom PCI Express 1.0 & PCI Express 2.0 Advanced Clock Solutions
Pericom PCI Express 1.0 & PCI Express 2.0 Advanced Clock Solutions PCI Express Bus In Today s Market PCI Express, or PCIe, is a relatively new serial pointto-point bus in PCs. It was introduced as an AGP
Clocking Solutions. Wired Communications / Networking Wireless Communications Industrial Automotive Consumer Computing. ti.
ing Solutions Wired Communications / Networking Wireless Communications Industrial Automotive Consumer Computing ti.com/clocks 2014 Accelerate Time-to-Market with Easy-to-Use ing Solutions Texas Instruments
ADC12041 ADC12041 12-Bit Plus Sign 216 khz Sampling Analog-to-Digital Converter
ADC12041 ADC12041 12-Bit Plus Sign 216 khz Sampling Analog-to-Digital Converter Literature Number: SNAS106 ADC12041 12-Bit Plus Sign 216 khz Sampling Analog-to-Digital Converter General Description Operating
81110A Pulse Pattern Generator Simulating Distorted Signals for Tolerance Testing
81110A Pulse Pattern Generator Simulating Distorted Signals for Tolerance Testing Application Note Introduction Industry sectors including computer and components, aerospace defense and education all require
A 3.2Gb/s Clock and Data Recovery Circuit Without Reference Clock for a High-Speed Serial Data Link
A 3.2Gb/s Clock and Data Recovery Circuit Without Reference Clock for a High-Speed Serial Data Link Kang jik Kim, Ki sang Jeong, Seong ik Cho The Department of Electronics Engineering Chonbuk National
Current Loop Tuning Procedure. Servo Drive Current Loop Tuning Procedure (intended for Analog input PWM output servo drives) General Procedure AN-015
Servo Drive Current Loop Tuning Procedure (intended for Analog input PWM output servo drives) The standard tuning values used in ADVANCED Motion Controls drives are conservative and work well in over 90%
A Digital Timer Implementation using 7 Segment Displays
A Digital Timer Implementation using 7 Segment Displays Group Members: Tiffany Sham u2548168 Michael Couchman u4111670 Simon Oseineks u2566139 Caitlyn Young u4233209 Subject: ENGN3227 - Analogue Electronics
Clocking. Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 Clocks 1
ing Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 s 1 Why s and Storage Elements? Inputs Combinational Logic Outputs Want to reuse combinational logic from cycle to cycle 6.884 - Spring 2005 2/18/05
ATLAS Tile Calorimeter Readout Electronics Upgrade Program for the High Luminosity LHC
ATLAS Tile Calorimeter Readout Electronics Upgrade Program for the High Luminosity LHC Augusto Santiago Cerqueira On behalf of the ATLAS Tile Calorimeter Group Federal University of Juiz de Fora, Brazil
ACT4077 Driver for MACAIR A3818, A5690, A5232, A4905 & MIL-STD-1553
ACT4077 Driver for MACAIR A3818, A5690, A5232, A4905 & MIL-STD-1553 Features CIRCUIT TECHNOLOGY www.aeroflex.com ACT4077 Driver meets MIL-STD-1553A & B, Macair A3818, A4905, A5232 and A5690 specs Bipolar
AN-420 APPLICATION NOTE ONE TECHNOLOGY WAY P.O. BOX 9106 NORWOOD, MASSACHUSETTS 02062-9106 617/329-4700
a AN-420 APPLICATION NOTE ONE TECHNOLOGY WAY P.O. BOX 9106 NORWOOD, MASSACHUSETTS 02062-9106 617/329-4700 Using the AD9708/AD9760/AD9762/AD9764-EB Evaluation Board by Bill Odom GENERAL DESCRIPTION The
MAS.836 HOW TO BIAS AN OP-AMP
MAS.836 HOW TO BIAS AN OP-AMP Op-Amp Circuits: Bias, in an electronic circuit, describes the steady state operating characteristics with no signal being applied. In an op-amp circuit, the operating characteristic
AVX EMI SOLUTIONS Ron Demcko, Fellow of AVX Corporation Chris Mello, Principal Engineer, AVX Corporation Brian Ward, Business Manager, AVX Corporation
AVX EMI SOLUTIONS Ron Demcko, Fellow of AVX Corporation Chris Mello, Principal Engineer, AVX Corporation Brian Ward, Business Manager, AVX Corporation Abstract EMC compatibility is becoming a key design
Equalization/Compensation of Transmission Media. Channel (copper or fiber)
Equalization/Compensation of Transmission Media Channel (copper or fiber) 1 Optical Receiver Block Diagram O E TIA LA EQ CDR DMUX -18 dbm 10 µa 10 mv p-p 400 mv p-p 2 Copper Cable Model Copper Cable 4-foot
A true low voltage class-ab current mirror
A true low voltage class-ab current mirror A. Torralba, 1a) R. G. Carvajal, 1 M. Jiménez, 1 F. Muñoz, 1 and J. Ramírez-Angulo 2 1 Departamento de Ingeniería Electrónica, Escuela Superior de Ingenieros,
Microcontroller for Variable Speed BLDC Fan Control System. T.C. Lun System Engineer, Freescale Semiconductor, Inc.
Microcontroller for Variable Speed BLDC Fan Control System T.C. Lun System Engineer, Freescale Semiconductor, Inc. 1 Introduction Portable, feature rich, high-performance and compact in size are typical
DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS
DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS U. Pogliano, B. Trinchera, G.C. Bosco and D. Serazio INRIM Istituto Nazionale di Ricerca Metrologica Torino (Italia)
DT9836 Series. BNC Connection Box. OEM Embedded Version
BUS: USB DT9836 Type: Simultaneous Multifunction DT9836 Series Simultaneous Analog Input Multifunction Data Acquisition USB Modules Simultaneously Captured Analog Input Channels 12 separate 16-bit A/D
1ED Compact A new high performance, cost efficient, high voltage gate driver IC family
1ED Compact A new high performance, cost efficient, high voltage gate driver IC family Heiko Rettinger, Infineon Technologies AG, Am Campeon 1-12, 85579 Neubiberg, Germany, [email protected]
Android based Alcohol detection system using Bluetooth technology
For more Project details visit: http://www.projectsof8051.com/android-based-alcohol-detection-system-usingbluetooth-technology/ Code 1435 Project Title Android based Alcohol detection system using Bluetooth
AGIPD Interface Electronic Prototyping
AGIPD Interface Electronic Prototyping P.Goettlicher I. Sheviakov M. Zimmer - Hardware Setup, Measurements - ADC (AD9252 14bit x 8ch x 50msps ) readout - Custom 10G Ethernet performance - Conclusions Test
INF4420 Introduction
INF4420 Introduction Spring 2012 Jørgen Andreas Michaelsen ([email protected]) Outline Practical information about the course. Context (placing what we will learn in a larger context) Outline of the
DS2186. Transmit Line Interface FEATURES PIN ASSIGNMENT
DS2186 Transmit Line Interface FEATURES Line interface for T1 (1.544 MHz) and CEPT (2.048 MHz) primary rate networks PIN ASSIGNMENT TAIS 1 20 LCLK On chip transmit LBO (line build out) and line drivers
Overview of the GRETINA Auxiliary Detector Interface
28 Jan 2006 Aux.Det.Wkshp 1 Overview of the GRETINA Auxiliary Detector Interface David Radford ORNL Auxiliary Detectors Workshop Washington Universtity 28 Jan 2006 28 Jan 2006 Aux.Det.Wkshp 2 Outline The
Charged cable event. 1 Goal of the ongoing investigation. 2 Energy sources for the CDE. Content
Charged cable event David Pommerenke, [email protected], 916 785 4550 Last update: Feb.23, 2001 Content Goal Energy sources, which may lead to CDE. Complexity of the different discharge modes. Possible
Op Amp Circuit Collection
Op Amp Circuit Collection Note: National Semiconductor recommends replacing 2N2920 and 2N3728 matched pairs with LM394 in all application circuits. Section 1 Basic Circuits Inverting Amplifier Difference
Controlling a Dot Matrix LED Display with a Microcontroller
Controlling a Dot Matrix LED Display with a Microcontroller By Matt Stabile and programming will be explained in general terms as well to allow for adaptation to any comparable microcontroller or LED matrix.
Cold-Junction-Compensated K-Thermocoupleto-Digital Converter (0 C to +1024 C)
19-2235; Rev 1; 3/02 Cold-Junction-Compensated K-Thermocoupleto-Digital General Description The performs cold-junction compensation and digitizes the signal from a type-k thermocouple. The data is output
A Lesson on Digital Clocks, One Shots and Counters
A Lesson on Digital Clocks, One Shots and Counters Topics Clocks & Oscillators LM 555 Timer IC Crystal Oscillators Selection of Variable Resistors Schmitt Gates Power-On Reset Circuits One Shots Counters
Using Pre-Emphasis and Equalization with Stratix GX
Introduction White Paper Using Pre-Emphasis and Equalization with Stratix GX New high speed serial interfaces provide a major benefit to designers looking to provide greater data bandwidth across the backplanes
Project Plan. Project Plan. May13-06. Logging DC Wattmeter. Team Member: Advisor : Ailing Mei. Collin Christy. Andrew Kom. Client: Chongli Cai
Project Plan May13-06 Logging DC Wattmeter Team Member: Ailing Mei Andrew Kom Chongli Cai Advisor : Collin Christy Client: Garmin International David Hoffman Qiaoya Cui Table of Contents Need Statement...
8-Bit Flash Microcontroller for Smart Cards. AT89SCXXXXA Summary. Features. Description. Complete datasheet available under NDA
Features Compatible with MCS-51 products On-chip Flash Program Memory Endurance: 1,000 Write/Erase Cycles On-chip EEPROM Data Memory Endurance: 100,000 Write/Erase Cycles 512 x 8-bit RAM ISO 7816 I/O Port