A Gigabit Transceiver for Data Transmission in Future HEP Experiments and An overview of optoelectronics in HEP
|
|
|
- Patrick Beasley
- 10 years ago
- Views:
Transcription
1 A Gigabit Transceiver for Data Transmission in Future HEP Experiments and An overview of optoelectronics in HEP Ken Wyllie, CERN 1
2 Outline Optoelectronics What? Why? How? Experience in HEP (LHC) & future Gigabit Transceiver Project (GBT) Motivation & Concept Specific constraints Design Results Future Ken Wyllie, CERN 2
3 Optoelectronics what? Electronic devices that source, detect and control light Typical system: active elements coupled to passive elements (lens, fiber.) to form fibre-optic communication systems rest of this talk Electrical input Electrical output Transmitter Receiver Light Modulation Detector Demodulation Active elements semiconductor technology (lasers, photo-diodes ) quantum mechanical effects translate between electrical & optical domains Ken Wyllie, CERN 3
4 Typical devices Light from lasing: Electrical pumping & band-gap engineering p type AlGaAs Photon detection by photoelectric effect eg photo diode n type AlGaAs GaAs 4
5 Ken Wyllie, CERN Optoelectronic communication why use it in particle physics? We gain a lot from the commercial world! Speed: bandwidth driven by global market fast, compact devices Signal integrity insensitive to EM noise, no EM emission, distance, coding Galvanic isolation Low mass cabling 40Gbit/s Parallel optics Power: driven down by global market more Gbit/s per joule 5
6 Radiation effects..? No help from the commercial world! Optoelectronics devices are sensitive to: Displacement damage (eg neutrons) 5x10 14 n/cm 2 => Tuneable modulation required Lasing threshold From Jan Troska, CERN Transient effects (photodiode is excellent particle detector!).. See later Ken Wyllie, CERN 6
7 Example from particle physics Serialiser VCSEL 12 Deserialiser Radiation Zone 12 way ribbon fibre ~ 100m 12 way RX Custom Serialiser Chip Radiation-tolerant design for HEP Vertical Cavity Surface Emitting Laser Commercial device, radiation qualified 1.6 Gbit/s serial data Line coding 8b/10b for DC balance 5000 channels 850nm, multi-mode 50/125 fibre Ken Wyllie, CERN 7
8 Future developments & references Bandwidth needs continually rising a common solution is parallelism of 10Gbit/s In HEP, radiation always a constraint BUT selected opto devices appear robust Electronics to transmit (& receive) are complex high speed, error correction, rad-tolerance. (this talk) TIPP talks on optoelectronics Xiang, Strang, Liu later this morning Thanks to Francois Vasey & Jan Troska, CERN Ken Wyllie, CERN 8
9 The Gigabit Transceiver (GBT) project On behalf of collaborators at CERN, CPPM, Torino, SMU Ken Wyllie, CERN 9
10 Motivation Data volume from detectors will only increase Power (& material) budgets cannot increase Transmission of Data, Slow-controls, Clock/Trigger Develop a data link: minimal power high bandwidth radiation-tolerant bi-directional & versatile compact Benefit from advances in optoelectronics industry Maturity of deep sub-micron CMOS in HEP Ken Wyllie, CERN 10
11 Concept Clock & Trigger DAQ Slow Control GBTX GBT Custom ASICs GBTIA GBLD On-Detector Radiation Tolerant Electronics PD Laser Versatile Link GBT FPGA Off-Detector Commercial Off-The-Shelf (COTS) Clock & Trigger DAQ Slow Control Sister project: Versatile Link to develop optoelectronic components (see Xiang) Ken Wyllie, CERN 11
12 Constraints Link robustness Constant latency Radiation tolerance triple redundancy (reduced bit rate) error correction (reduced bandwidth) phase locked loop current (higher power) 130nm CMOS for tolerance to ionising rad Not an issue in industry! Implications on clock/data recovery Versatility Drive different types of laser Interface to different front-end electronics Ken Wyllie, CERN 12
13 GBTIA & GBLD GBTIA GBLD PD Laser Trans-impedance amplifier Amplify signal from PIN diode Laser driver (edge-emitting or VCSEL) Line equalisation Eye diagram at 5Gbit/s Fully functional Tested OK beyond 200Mrad Functional, but some bandwidth limitation Re-design soon Ken Wyllie, CERN 13
14 GBT-SERDES (prototype GBTX) 4.8 Gbit/s serial data Serial input DES 120 Parallel Out dout [29:0] rxclock ClkOut[3:0] 4.8 Gbit/s serial data Clock ref Serial out Clock Generator SER 120 Digital Core Phase Shifter Control Logic Parallel In/ PRBS I2C JTAG RST din [29:0] txclock 60-bit I/O bus 160 MHz Ken Wyllie, CERN 14
15 GBT protocol 120 bit 40MHz = 4.8 Gbit/s FEC encoder FEC <31:0> Header: frame synchronisation Scrambler: DC-balance, transitions for clock recovery Forward Error Correction: detect & correct errors Ken Wyllie, CERN 15
16 SERIALISER Input<119:0> Clock40MHz D Q load<0> Input register Shift register D Q load<1> Shift register Differential Output D Q load<2> Shift register load φ<0> φ<1> φ<2> Clock divider φ<1> φ<2> φ<0> ReferenceClock PLL f bit Ken Wyllie, CERN 16
17 DESERIALISER SR 61 bit 61 Differential Input 1:2 S 0 S π R 61 bit 61 OddRegister<60:0> EvenRegister<60:0> Half Rate Phase and Frequency Detector D Q 61 R 61 bit 61 SR 61 bit 1/2 1/2 40MHz 80MHz 1/5 160MHz PLL 2.4GHz 1/3 PhaseInvert Ken Wyllie, CERN 17
18 Die & Package Used flip-chip (C4) interconnects High speed, direct powering to blocks Direct cooling on back-side Die size is pad-limited; extra Si (400 I/Os in GBTX) Ken Wyllie, CERN 18
19 Test System Ken Wyllie, CERN 19
20 RESULTS I Serialiser works well eg Total jitter = 53ps Deserialiser: some problems Clock recovery works well But data errors at 4.8 Gbit/s No errors below 2.4 Gbit/s => Design error found in clock distribution to shift registers Ken Wyllie, CERN 20
21 RESULTS II Time & attenuation In transceiver mode => transmitting using recovered clock BERT < 9 x (time limited!) Ken Wyllie, CERN 21
22 Final design Use Serialiser & corrected Deserialiser Add versatile interface: parallel/serial modes Parallel: 80 Mbit Serial: 80 Mbit 160 Mbit 320 Mbit SEU tolerant Ken Wyllie, CERN 22
23 Conclusions Chips in GBT project all prototyped Bugs found & understood GBT-SERDES SEU tests ongoing Final submissions planned for 2011/ st customers: LHC experiment upgrades ~ 2017 Ken Wyllie, CERN 23
8 Gbps CMOS interface for parallel fiber-optic interconnects
8 Gbps CMOS interface for parallel fiberoptic interconnects Barton Sano, Bindu Madhavan and A. F. J. Levi Department of Electrical Engineering University of Southern California Los Angeles, California
Silicon Seminar. Optolinks and Off Detector Electronics in ATLAS Pixel Detector
Silicon Seminar Optolinks and Off Detector Electronics in ATLAS Pixel Detector Overview Requirements The architecture of the optical links for the ATLAS pixel detector ROD BOC Optoboard Requirements of
Implementation of Short Reach (SR) and Very Short Reach (VSR) data links using POET DOES (Digital Opto- electronic Switch)
Implementation of Short Reach (SR) and Very Short Reach (VSR) data links using POET DOES (Digital Opto- electronic Switch) Summary POET s implementation of monolithic opto- electronic devices enables the
Trends In Data Rate And Link Length In Evolving Optical Standards
Trends In Data Rate And Link Length In Evolving Optical Standards David Cunningham 22 nd September 2013 Outline Building and Data Centre link lengths Trends for standards-based electrical interfaces Data
Optical Link ASICs for LHC Upgrades
Optical Link ASICs for LHC Upgrades K.K. Gan, H.P. Kagan, R.D. Kass, J. Moore, S. Smith The Ohio State University July 30, 2009 K.K. Gan DPF2009 1 Outline Introduction VCSEL driver chip PIN receiver/decoder
Managing High-Speed Clocks
Managing High-Speed s & Greg Steinke Director, Component Applications Managing High-Speed s Higher System Performance Requires Innovative ing Schemes What Are The Possibilities? High-Speed ing Schemes
8B/10B Coding 64B/66B Coding
8B/10B Coding 64B/66B Coding 1. Transmission Systems 2. 8B/10B Coding 3. 64B/66B Coding 4. CIP Demonstrator Test Setup PeterJ Slide 1 Transmission system General Data Clock D C Flip Flop Q @ 1 Gbps = 1
The Fraunhofer Heinrich Hertz Institute
The Driving the Gigabit Society Chips aus Berlin Copyrights BVMed-Bilderpool, Einsteinufer 37, 10587 Berlin www.hhi.fraunhofer.de Time Bar Starting advanced research in fiber optic transmission 3D Technology
The muon L0 Off Detector Electronics (ODE) for the LHCb experiment
The muon L0 Off Detector Electronics (ODE) for the LHCb experiment A. Balla, M. Beretta, M. Carletti, P. Ciambrone, G. Corradi, G. Felici INFN Laboratori Nazionali di Frascati - Via E. Fermi 40, 044 Frascati
ATLAS Tile Calorimeter Readout Electronics Upgrade Program for the High Luminosity LHC
ATLAS Tile Calorimeter Readout Electronics Upgrade Program for the High Luminosity LHC Augusto Santiago Cerqueira On behalf of the ATLAS Tile Calorimeter Group Federal University of Juiz de Fora, Brazil
How To Get A Better Signal From A Fiber To A Coax Cable
Gigabit Transmission What s the Limit? Fanny Mlinarsky Page 1 What s the Limit? Speed Faster higher frequency higher attenuation less headroom Distance Longer higher attenuation more jitter less headroom
The new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links. Filippo Costa on behalf of the ALICE DAQ group
The new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links Filippo Costa on behalf of the ALICE DAQ group DATE software 2 DATE (ALICE Data Acquisition and Test Environment) ALICE is a
AMC13 T1 Rev 2 Preliminary Design Review. E. Hazen Boston University. 2012-10-30 E. Hazen - AMC13 T1 V2 1
13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University 2012-10-30 E. Hazen - 13 T1 V2 1 Scope of this Review Background: 13 T1 board is being revised to support 10 GbE per request from CDAQ group
Low Speed Fiber Optic Link DO Engineering Note 3823.112-EN-397 Preliminary Jorge An1aral LAFEXlCBPF 05-02-94
Low Speed Fiber Optic Link DO Engineering Note 3823.112-EN-397 Preliminary Jorge An1aral LAFEXlCBPF 05-02-94 This document describes the design of a low speed fiber opticallink.lt discusses the main issues
SFP-SX with DOM 1.25Gb/s Multi-Mode SFP Transceiver 1000BASE-SX 1.0625Gb/s Fiber Channel
Product Features Compliant to IEEE Std 802.3-2005 Gigabit Ethernet 1000Base-SX, with DOM Specifications according to SFF-8074i and SFF-8472, revision 9.5 Digital Diagnostic Monitoring 850nm Vertical Cavity
First 40 Giga-bits per second Silicon Laser Modulator. Dr. Mario Paniccia Intel Fellow Director, Photonics Technology Lab
First 40 Giga-bits per second Silicon Laser Modulator Dr. Mario Paniccia Intel Fellow Director, Photonics Technology Lab 1 Agenda What We Are Announcing Silicon Photonics Re-cap Tera-Scale Computing Why
AMPLIFIED HIGH SPEED FIBER PHOTODETECTOR USER S GUIDE
AMPLIFIED HIGH SPEED FIBER PHOTODETECTOR USER S GUIDE Thank you for purchasing your Amplified High Speed Fiber Photodetector. This user s guide will help answer any questions you may have regarding the
AGIPD Interface Electronic Prototyping
AGIPD Interface Electronic Prototyping P.Goettlicher I. Sheviakov M. Zimmer - Hardware Setup, Measurements - ADC (AD9252 14bit x 8ch x 50msps ) readout - Custom 10G Ethernet performance - Conclusions Test
Volumes. Goal: Drive optical to high volumes and low costs
First Electrically Pumped Hybrid Silicon Laser Sept 18 th 2006 The information in this presentation is under embargo until 9/18/06 10:00 AM PST 1 Agenda Dr. Mario Paniccia Director, Photonics Technology
Clock Recovery in Serial-Data Systems Ransom Stephens, Ph.D.
Clock Recovery in Serial-Data Systems Ransom Stephens, Ph.D. Abstract: The definition of a bit period, or unit interval, is much more complicated than it looks. If it were just the reciprocal of the data
Fiber Optics: Engineering from Global to Nanometer Dimensions
Fiber Optics: Engineering from Global to Nanometer Dimensions Prof. Craig Armiento Fall 2003 1 Optical Fiber Communications What is it? Transmission of information using light over an optical fiber Why
Analysis and Design of Robust Multi-Gb/s Clock and Data Recovery Circuits
Analysis and Design of Robust Multi-Gb/s Clock and Data Recovery Circuits by David J. Rennie A thesis presented to the University of Waterloo in fulfillment of the thesis requirement for the degree of
CAPTAN: A Hardware Architecture for Integrated Data Acquisition, Control, and Analysis for Detector Development
FERMILAB-PUB-08-527-CD CAPTAN: A Hardware Architecture for Integrated Data Acquisition, Control, and Analysis for Detector Development Marcos Turqueti, Ryan A. Rivera, Alan Prosser, Jeffry Andresen and
Transmission of High-Speed Serial Signals Over Common Cable Media
Transmission of High-Speed Serial February 0 Introduction Technical Note TN066 Designers are often faced with moving serial data from one location to another, over moderate distances, and in the most efficient
Product Specification. RoHS-6 Compliant 10Gb/s 850nm Multimode Datacom XFP Optical Transceiver FTLX8512D3BCL
Product Specification RoHS-6 Compliant 10Gb/s 850nm Multimode Datacom XFP Optical Transceiver FTLX8512D3BCL PRODUCT FEATURES Hot-pluggable XFP footprint Supports 8.5Gb/s and 9.95 through 10.5Gb/s* bit
Network Design. Yiannos Mylonas
Network Design Yiannos Mylonas Physical Topologies There are two parts to the topology definition: the physical topology, which is the actual layout of the wire (media), and the logical topology, which
Introduction to Optical Link Design
University of Cyprus Πανεπιστήµιο Κύπρου 1 Introduction to Optical Link Design Stavros Iezekiel Department of Electrical and Computer Engineering University of Cyprus HMY 445 Lecture 08 Fall Semester 2014
Achieving New Levels of Channel Density in Downstream Cable Transmitter Systems: RF DACs Deliver Smaller Size and Lower Power Consumption
Achieving New Levels of Channel Density in Downstream Cable Transmitter Systems: RF DACs Deliver Smaller Size and Lower Power Consumption Introduction By: Analog Devices, Inc. (ADI) Daniel E. Fague, Applications
ISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.7
ISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.7 4.7 A 2.7 Gb/s CDMA-Interconnect Transceiver Chip Set with Multi-Level Signal Data Recovery for Re-configurable VLSI Systems
Introduction to Programmable Logic Devices. John Coughlan RAL Technology Department Detector & Electronics Division
Introduction to Programmable Logic Devices John Coughlan RAL Technology Department Detector & Electronics Division PPD Lectures Programmable Logic is Key Underlying Technology. First-Level and High-Level
Technical Innovation. Salland delivers fully Integrated Solutions for High Volume Testing of Ultra-fast SerDes Applications
Technical Innovation Salland delivers fully Integrated Solutions for High Volume Testing of Ultra-fast SerDes Applications Increasing Speeds Present New Challenges The fundamental technology at the heart
LONGLINE QSFP+ SR4. Features. Applications. Description. Page 1 of 13
LONGLINE QSFP+ SR4 Features 4 channels full-duplex transceiver modules Transmission data rate up to 10.5Gbps per channel 4 channels 850nm VCSEL array 4 channels PIN photo detector array Low power consumption
10Gbps XFP Bi-Directional Transceiver, 10km Reach 1270/1330nm TX / 1330/1270 nm RX
Features 10Gbps XFP Bi-Directional Transceiver, 10km Reach 1270/1330nm TX / 1330/1270 nm RX Supports 9.95Gb/s to 10.5Gb/s bit rates Hot-pluggable XFP footprint Maximum link length of 10km with SMF 1270/1330nm
CMS Tracker module / hybrid tests and DAQ development for the HL-LHC
CMS Tracker module / hybrid tests and DAQ development for the HL-LHC S. Mersi, G. Auzinger [email protected] 1 Outline Reminder: the Ph2 CMS Tracker upgrade pt Modules: principle, elements, electronics
10Gb/s SFP+ LRM 1310nm FP with PIN Receiver 220meters transmission distance
Feature 10Gb/s serial optical interface compliant to 802.3aq 10GBASE-LRM Electrical interface compliant to SFF-8431 specifications for enhanced 8.5 and 10 Gigabit small form factor pluggable module SFP+
Multiple clock domains
DESIGNING A ROBUST USB SERIAL INTERFACE ENGINE(SIE) What is the SIE? A typical function USB hardware interface is shown in Fig. 1. USB Transceiver USB Serial Interface Engine Status Control Data Buffers/
SPADIC: CBM TRD Readout ASIC
SPADIC: CBM TRD Readout ASIC Tim Armbruster [email protected] HIC for FAIR, Darmstadt Schaltungstechnik Schaltungstechnik und und February 2011 Visit http://spadic.uni-hd.de 1. Introduction
Dispersion penalty test 1550 Serial
Dispersion penalty test 1550 Serial Peter Öhlen & Krister Fröjdh Optillion Irvine, January 2001 Dispersion penalty test, 1550 serial Page 1 SMF Transmission at 1550 nm Different from multi-mode transmission
Timing Errors and Jitter
Timing Errors and Jitter Background Mike Story In a sampled (digital) system, samples have to be accurate in level and time. The digital system uses the two bits of information the signal was this big
Fiber Optic Communications Educational Toolkit
Fiber Optic Communications Educational Toolkit ASEE National Conference Summer 2008 Dr. Akram Abu-aisheh & Dr. Jonathan Hill Introduction The main motive for this work was the need for a low cost laboratory
PCI Express* Ethernet Networking
White Paper Intel PRO Network Adapters Network Performance Network Connectivity Express* Ethernet Networking Express*, a new third-generation input/output (I/O) standard, allows enhanced Ethernet network
11. High-Speed Differential Interfaces in Cyclone II Devices
11. High-Speed Differential Interfaces in Cyclone II Devices CII51011-2.2 Introduction From high-speed backplane applications to high-end switch boxes, low-voltage differential signaling (LVDS) is the
Serial 12.5 Gbaud, 10 km SMF Link with Clock and Data Recovery IC
Serial 12.5 Gbaud, 10 km SMF Link with Clock and Data Recovery IC John Crow,, IBM Watson Research Center, [email protected] Dan Kuchta,, IBM Watson Research Center, [email protected] Mounir Meghelli,,
Track Trigger and Modules For the HLT
CMS L1 Track Trigger for SLHC Anders Ryd for the CMS Track Trigger Task Force Vertex 2009 Sept. 13-18, 2009 L=1035 cm-2s-1 Outline: SLHC trigger challenge Tracking triggers Track trigger modules Simulation
Status of CBM-XYTER Development
Status of CBM-XYTER Development Latest Results of the CSA/ADC Test-Chip Tim Armbruster [email protected] Heidelberg University Schaltungstechnik Schaltungstechnik und und 14th CBM CM
Migration to 40/100G in the Data Center with OM3 and OM4 Optical Connectivity
Migration to 40/100G in the Data Center with OM3 and OM4 Optical Connectivity Needs in the Data Center With the continued requirement for expansion and growth in the data center, infrastructures must provide
Recent developments in high bandwidth optical interconnects. Brian Corbett. www.tyndall.ie
Recent developments in high bandwidth optical interconnects Brian Corbett Outline Introduction to photonics for interconnections Polymeric waveguides and the Firefly project Silicon on insulator (SOI)
XFP Optical Receiver, 80km Reach
Features Supports 9.95Gb/s to 11.1Gb/s bit rates Hot-pluggable XFP footprint Maximum link length of 80km with SMF APD ROSA receiver XFP MSA package with duplex LC connector No reference clock required
A 3.2Gb/s Clock and Data Recovery Circuit Without Reference Clock for a High-Speed Serial Data Link
A 3.2Gb/s Clock and Data Recovery Circuit Without Reference Clock for a High-Speed Serial Data Link Kang jik Kim, Ki sang Jeong, Seong ik Cho The Department of Electronics Engineering Chonbuk National
2.1 CAN Bit Structure The Nominal Bit Rate of the network is uniform throughout the network and is given by:
Order this document by /D CAN Bit Timing Requirements by Stuart Robb East Kilbride, Scotland. 1 Introduction 2 CAN Bit Timing Overview The Controller Area Network (CAN) is a serial, asynchronous, multi-master
Duobinary Modulation For Optical Systems
Introduction Duobinary Modulation For Optical Systems Hari Shanar Inphi Corporation Optical systems by and large use NRZ modulation. While NRZ modulation is suitable for long haul systems in which the
Keysight Technologies Characterizing and Verifying Compliance of 100Gb Ethernet Components and Systems. Application Brief
Keysight Technologies Characterizing and Verifying Compliance of 100Gb Ethernet Components and Systems Application Brief Overview The expansion in Ethernet data bandwidth from 10Gb/s through 40G to 100G
High-Speed SERDES Interfaces In High Value FPGAs
High-Speed SERDES Interfaces In High Value FPGAs February 2009 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 High-Speed SERDES
Methode Electronics. DM-317-XXXX 40 Gbps QSFP+ Passive Cable RoHS COMPLIANT. www.methode.com
DM-317-XXXX 40 Gbps QSFP+ Passive Cable RoHS COMPLIANT QSFP+ MSA compliant Hot-pluggable footprint Supports Digital Serial ID and User Memory Robust Die Cast Housing Small footprint to maximize port spacing
Chapter 6 PLL and Clock Generator
Chapter 6 PLL and Clock Generator The DSP56300 core features a Phase Locked Loop (PLL) clock generator in its central processing module. The PLL allows the processor to operate at a high internal clock
Note monitors controlled by analog signals CRT monitors are controlled by analog voltage. i. e. the level of analog signal delivered through the
DVI Interface The outline: The reasons for digital interface of a monitor the transfer from VGA to DVI. DVI v. analog interface. The principles of LCD control through DVI interface. The link between DVI
Multi-Gigabit Interfaces for Communications/Datacomm
Multi-Gigabit Interfaces for Communications/Datacomm Richard Dugan, Drew Plant Hewlett-Packard Integrated Circuit Business Division email: [email protected], [email protected] 802.3 Meeting, Austin
Optical Fibres. Introduction. Safety precautions. For your safety. For the safety of the apparatus
Please do not remove this manual from from the lab. It is available at www.cm.ph.bham.ac.uk/y2lab Optics Introduction Optical fibres are widely used for transmitting data at high speeds. In this experiment,
155 Mb/s Fiber Optic Light to Logic Receivers for OC3/STM1
155 Mb/s Fiber Optic Light to Logic Receivers for OC3/STM1 Application Note 1125 RCV1551, RGR1551 Introduction This application note details the operation and usage of the RCV1551 and RGR1551 Light to
Wireless Security Camera
Wireless Security Camera Technical Manual 12/14/2001 Table of Contents Page 1.Overview 3 2. Camera Side 4 1.Camera 5 2. Motion Sensor 5 3. PIC 5 4. Transmitter 5 5. Power 6 3. Computer Side 7 1.Receiver
A 1.62/2.7/5.4 Gbps Clock and Data Recovery Circuit for DisplayPort 1.2 with a single VCO
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.13, NO.3, JUNE, 2013 http://dx.doi.org/10.5573/jsts.2013.13.3.185 A 1.62/2.7/5.4 Clock and Data Recovery Circuit for DisplayPort 1.2 with a single VCO
Application Note. Line Card Redundancy Design With the XRT83SL38 T1/E1 SH/LH LIU ICs
Application Note Design With the XRT83SL38 T1/E1 SH/LH LIU ICs Revision 1.3 1 REDUNDANCY APPLICATIONS INTRODUCTION Telecommunication system design requires signal integrity and reliability. When a T1/E1
Measuring of optical output and attenuation
Measuring of optical output and attenuation THEORY Measuring of optical output is the fundamental part of measuring in optoelectronics. The importance of an optical power meter can be compared to an ammeter
Design and Certification of ASH Radio Systems for Japan
Design and Certification of ASH Radio Systems for Japan RFM s second-generation ASH radio hybrids are being used in a wide variety of applications in Japan, operating under the Japanese BIJAKU radio regulations.
Will Your Fiber Optic Cable Plant Support Gigabit Ethernet?
Will Your Fiber Optic Cable Plant Support Gigabit Ethernet? GBE, as the name says, is Ethernet scaled up to gigabit speeds, providing a migration path from Ethernet at 10 MB/s to Fast Ethernet at 100 MB/s
Optical Communications
Optical Communications Telecommunication Engineering School of Engineering University of Rome La Sapienza Rome, Italy 2005-2006 Lecture #2, May 2 2006 The Optical Communication System BLOCK DIAGRAM OF
DATA SHEET DVI - HDCP Extension Cable
DATA SHEET DVI - HDCP Extension Cable Contents Description Features Absolute Maximum Ratings Recommended Operating Conditions Electrical Power Supply Characteristics Receiver Electrical Interface Specifications
Signal Types and Terminations
Helping Customers Innovate, Improve & Grow Application Note Signal Types and Terminations Introduction., H, LV, Sinewave, Clipped Sinewave, TTL, PECL,,, CML Oscillators and frequency control devices come
AND8336. Design Examples of On Board Dual Supply Voltage Logic Translators. Prepared by: Jim Lepkowski ON Semiconductor. http://onsemi.
Design Examples of On Board Dual Supply Voltage Logic Translators Prepared by: Jim Lepkowski ON Semiconductor Introduction Logic translators can be used to connect ICs together that are located on the
1550 Video Overlay for FTTH
1550 Video Overlay for FTTH The New Old Reliable Fernando Villarruel Leonard Ray John McKeon Service Provider Video Technology Group 1 Presentation Overview Background of Overlay in PON Deployment Architecture
With the advent of Gigabit Ethernet
INTERNATIONAL JOURNAL OF NETWORK MANAGEMENT Int. J. Network Mgmt 2001; 11:139 146 (DOI: 10.1002/nem.396) The importance of modal bandwidth in Gigabit Ethernet systems By David N. Koon Ł This article deals
Clocking. Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 Clocks 1
ing Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 s 1 Why s and Storage Elements? Inputs Combinational Logic Outputs Want to reuse combinational logic from cycle to cycle 6.884 - Spring 2005 2/18/05
Attaching the PA-A1-ATM Interface Cables
CHAPTER 4 Attaching the PA-A1-ATM Interface Cables To continue your PA-A1-ATM port adapter installation, you must attach the port adapter cables. The instructions that follow apply to all supported platforms.
Cabling & Test Considerations for 10 Gigabit Ethernet LAN
Introduction Current communication data rates in local networks range from 10/100 megabits per second (Mbps) in Ethernet to 1 gigabit per second (Gbps) in fiber distributed data interface (FDDI) and Gigabit
INTRODUCTION FIGURE 1 1. Cosmic Rays. Gamma Rays. X-Rays. Ultraviolet Violet Blue Green Yellow Orange Red Infrared. Ultraviolet.
INTRODUCTION Fibre optics behave quite different to metal cables. The concept of information transmission is the same though. We need to take a "carrier" signal, identify a signal parameter we can modulate,
Teleprotection Schemes and Equipment. James W. Ebrecht Young Power Equipment Scottsdale, AZ
* Teleprotection Schemes and Equipment James W. Ebrecht Young Power Equipment Scottsdale, AZ Teleprotection Schemes And Equipment ~ ~ Relay Relay Teleprotection Communications channel Teleprotection Protection
GBIC CWDM 40km Part no: 70257-70264
GBIC CWDM 40km Part no: 7025770264 Description General The GBIC CWDM 40 transceiver is small form factor pluggable module with standard SC duplex connector for fiber communications. This module is designed
TIP-VBY1HS Data Sheet
Preliminary DATA SHEET Preliminary TIP-VBY1HS Data Sheet V-by-One HS Standard IP for Xilinx FPGA Rev.1.00 Tokyo Electron Device Ltd. Rev1.00 1 Revision History The following table shows the revision history
Low-Level Analog Front-End & Data Transmission ASIC* Design An overview of the full-custom analog design flow
Çobano Low-Level Analog Front-End & Data Transmission ASIC* Design An overview of the full-custom analog design flow The Big (but Brief) Picture Briefly front-end - FE Briefly read-out - RO Briefly serializer
PCI-SIG ENGINEERING CHANGE NOTICE
PCI-SIG ENGINEERING CHANGE NOTICE TITLE: Separate Refclk Independent SSC Architecture (SRIS) DATE: Updated 10 January 013 AFFECTED DOCUMENT: PCI Express Base Spec. Rev. 3.0 SPONSOR: Intel, HP, AMD Part
LONGLINE 10Gbps 10km SFP+ Optical Transceiver
LONGLINE 10Gbps 10km SFP+ Optical Transceiver Features Optical interface compliant to IEEE 802.3ae 10GBASE-LR Electrical interface compliant to SFF-8431 Hot Pluggable 1310nm DFB transmitter, PIN photo-detector
1.25Gbps GBIC Optical Transceiver, 20km Reach
1.25Gbps GBIC Optical Transceiver, 20km Reach Features Dual data-rate of 1.25Gbps/1.0625Gbps operation 1310nm FP laser and PIN photodetector for 20km transmission Duplex SC optical interface Standard serial
Design of Bidirectional Coupling Circuit for Broadband Power-Line Communications
Journal of Electromagnetic Analysis and Applications, 2012, 4, 162-166 http://dx.doi.org/10.4236/jemaa.2012.44021 Published Online April 2012 (http://www.scirp.org/journal/jemaa) Design of Bidirectional
How To Connect A 10Gbps Sfp+ Bi-Directional Transceiver To A Single Mode Fiber With A Single Power Cell (Sfp+) To A Power Cell With A Power Source (Sf) (Sfl) (
Features 10Gbps SFP+ Bi-Directional Transceiver, 20km Reach 1270/1330nm TX / 1330/1270 nm RX Supports 9.95Gb/s to 10.3Gb/s data rates Simplex LC Connector Bi-Directional SFP+ Optical Transceiver Single
8.5Gb/s SFP+ Fibre Channel Optical Transceiver
8.5Gb/s SFP+ Fibre Channel Optical Transceiver Features Up to 8.5Gb/s bi-directional data links Hot Pluggable SFP+ footprint Built-in digital diagnostic functions 1310nm FP laser transmitter Duplex LC
Plastic Optical Fiber for In-Home communication systems
Plastic Optical Fiber for In-Home communication systems Davide Visani 29 October 2010 Bologna E-mail: [email protected] Summary Reason for Fiber in the Home (FITH) FITH scenario Comparison of CAT5
Auxiliary equipment for communication with the EuroProt protective devices
Auxiliary equipment for communication with the EuroProt protective devices RS232 cable This cable is used to connect the RS232 connector located on the front panel of the EuroProt devices to the 9 pin
A High Speed Quantum Communication Testbed
A High Speed Communication Testbed Carl J. Williams, Xiao Tang, Mikko Hiekkero, Julie Rouzaud, Richang Lu, Andreas Goedecke, Alan Migdall, Alan Mink, Anastase Nakassis, Leticia Pibida, Jesse Wen a, Edward
Module 13 : Measurements on Fiber Optic Systems
Module 13 : Measurements on Fiber Optic Systems Lecture : Measurements on Fiber Optic Systems Objectives In this lecture you will learn the following Measurements on Fiber Optic Systems Attenuation (Loss)
Open Flow Controller and Switch Datasheet
Open Flow Controller and Switch Datasheet California State University Chico Alan Braithwaite Spring 2013 Block Diagram Figure 1. High Level Block Diagram The project will consist of a network development
Projects. Objective To gain hands-on design and measurement experience with real-world applications. Contents
Projects Contents 9-1 INTRODUCTION...................... 43 9-2 PROJECTS......................... 43 9-2.1 Alarm Radar Sensor................ 43 9-2.2 Microwave FM Communication Link....... 46 9-2.3 Optical
Equalization/Compensation of Transmission Media. Channel (copper or fiber)
Equalization/Compensation of Transmission Media Channel (copper or fiber) 1 Optical Receiver Block Diagram O E TIA LA EQ CDR DMUX -18 dbm 10 µa 10 mv p-p 400 mv p-p 2 Copper Cable Model Copper Cable 4-foot
40 Gigabit Ethernet and 100 Gigabit Ethernet Technology Overview
40 Gigabit Ethernet and 100 Gigabit Ethernet Technology Overview June 2010 Authors: John D Ambrosia, Force10 Networks David Law, 3COM Mark Nowell, Cisco Systems 1. This work represents the opinions of
Fiber Optics and Liquid Level Sensors Line Guide
Fiber Optics and Liquid Level Sensors Line Guide Excellence, through every fiber. Honeywell Sensing and Control (S&C) offers fiber optic sensors manufactured with SERCOS (Serial Real-time Communication
Dual Fiber SFP Series
SFP-ZX, EZX and XZX series SFP Single-Mode, Dual Fiber Transceiver for 1.25Gbps FC/GBE Features Up to 4.25Gbps Data Rate 1550nm DFB 80km with 9/125 µm SMF 120km with 9/125 µm SMF 160km with 9/125 µm SMF
10 Gigabit Ethernet: Scaling across LAN, MAN, WAN
Arasan Chip Systems Inc. White Paper 10 Gigabit Ethernet: Scaling across LAN, MAN, WAN By Dennis McCarty March 2011 Overview Ethernet is one of the few protocols that has increased its bandwidth, while
PROGRAMMABLE ANALOG INTEGRATED CIRCUIT FOR USE IN REMOTELY OPERATED LABORATORIES
PROGRAMMABLE ANALOG INTEGRATED CIRCUIT FOR USE IN REMOTELY OPERATED LABORATORIES Carsten Wulff ([email protected]) Prof. Trond Ytterdal ([email protected]) Norwegian University of Science and Technology,
