Change-Exchange Currency based Vending Machine using VHDL
|
|
- Beatrix McCoy
- 7 years ago
- Views:
Transcription
1 International Journal of Electronics and Computer Science Engineering 331 Available Online at ISSN Change-Exchange Currency based Vending Machine using VHDL Nikita Khandelwal 1, Arjoo Agarwal 2, Harsha Jaisani 3, Kavita Bhagwani 4, Prachi Singh Kuntal 5 Mr. Arvind Sharma Department of Electronics and Communication Engineering Govt. Women Engineering College Ajmer Makhupura, Rajasthan, India Student (ECE Deptt), GWECA 6 Astt Professor (ECE Deptt), GWECA - 1 niks65.scorpion@gmail.com 2 arjooagarwal@gmail.com 3 harshijaisani@gmail.com 4 kavitabhagnani043@gmail.com 5 prachi.kuntal15@gmail.com 6 engg.arvind85@gmail.com, Abstract- A vending machine is a coin-operated, automatic device which dispenses items such as snacks, beverages, lottery tickets, consumer products and even gold and gems to customers automatically, after the customer inserts currency or credit into the machine. These are more accessible and practical than the convention purchasing method. It is for the reason that vending machines provide us for our necessities almost instantly and with high quality, that people consider it as a very much reliable choice. In this paper a new approach is proposed to design a Vending Machine with automatic currency change or exchange multi select feature using which user can get a change of its currency or can exchange its currency to other available currency options. The machine also supports a cancel feature which means that the user can withdraw the request and the money will be returned back to him. This machine can be used at various places like Hotels, Restaurants, Stations and shopping centers. This reduces the time and cost. The proposed model is implemented using FPGA, the simulation results and circuit parameters are also presented. Keywords VHDL, Vending Machine, FPGA I. INTRODUCTION The world is globalised and the economic integration by 'globalization' enabled the cross country free flow of information, ideas, technologies, goods, services, capital, finance and people. More or less the economic integration results in Movement of capital and Flow of finance. Thus the exchange of currency dimensions has widened these days. Along with this the modern lifestyle of people is increasing day by day which make them inconvenient to carry the change of the currency everywhere and thus increased the use of credit cards, debit cards etc. These two needs are overlapped together in the form of vending machine. Economic growths, development of cities, lifestyle and eating & drinking habits have opened a huge market for these machines which can cater to consumers directly. Its demand is on the top these days because of their high quality services. Another vending advantage is the mobility. Taking into account the results obtained, the vending machine can be moved to a new place. There is no cashier so that the client is the only one who decides if he wants to buy a product. These can be used everywhere like at stations selling tickets, in schools and offices, in banks and at various shopping centers. [3] VHDL is a versatile and powerful hardware description language which is useful for modeling electronic systems at various levels of design abstraction and in electronic design automation to describe digital and mixed signals systems such as FPGA and Integrated Circuits. The abbreviation of VHDL is VHSIC (Very high Speed Integrated Circuit) Hardware Description Language, it is an industry standard language used to describe hardware from the abstract to the concrete level. In the proposed vending machine Bottom up methodology of VHDL is used [1][2][7]. A FPGA is a semiconductor device that is made up of reprogrammable logic components. These logic components are made up of a combination of look-up tables (LUT) and flip-flops (FF). [10] Previous CMOS and SED based
2 IJECSE,Volume2,Number 1 Nikita Khandelwal et al. 332 machines are more time consuming than the FPGA based machines. The FPGA based machine is also more flexible, programmable and can be re-programmed. But in microcontroller based machine, if one wants to enhance the design, he has to change the whole architecture again but in FPGA user can easily increase the number of products. Also FPGA based vending machine give fast response and uses less power than the microcontroller based vending machine. [4][6][8][9] The rest of the paper is organized as follows Implementation of Vending Machine is explained in section II. Design Methodology in section III. Experimental and Simulation results are presented in section IV. Concluding remarks are given in section V. Operation of Vending Machine I. When the user puts in money, money counter tells the control unit, the amount of money inserted in the Vending Machine. II. When the user presses the button to purchase the item that he wants; the control unit turns on the motor and dispenses the product if correct amount is inserted. III. If there is any change or user wants to withdraw its request by not pressing yes, machine will return the inserted amount back to the user. Operation of Change-Exchange Vending Machine II. IMPLEMENTATION OF VENDING MACHINE This Vending Machine provides two operations (a) Exchange: This provides user to exchange the currency in Rupee (Indian Currency) to any one of the following currencies: (i) Dirham (ii)dollar (iii)pound (b)change: This provides user to get a change for the money inserted. Features: 1. Firstly the user inserts the money and chooses the option either for Exchange or Change by pressing the respective buttons. 2. When the user puts in money, money counter tells the control unit, the amount of money inserted in the Vending Machine. 3. When the user presses the button of the respective currency option, he will be asked for a confirmation and when he confirms (by pressing button) the control unit turns on the motor and dispenses the amount if correct amount is inserted. 4. If there is any change, machine will return the inserted amount to the user. 5. The respective currency or change is delivered to the user.
3 Change-Exchange Currency based Vending Machine using VHDL 333 Table no.1 Product with their Prices and cost Serial No. Products Amount(in Rupee) 1. Dirham 20/- 2. Dollar 50/- 3. Pound 100/- 4. Re 1 coin 1/- 5. Rs 2 coin 2/- 6. Rs 10 note 10/- 7. Rs 50 note 50/- Table no. 2: s/outputs with Remarks Serial No. Name Direction Description 1. Clk Clock 2. Ex Exchange 3. Ch Change 4. Y Yes 5. C(0 to 2) C(0):Dirham C(1):Dollar C(2):Pound 6. R1(0 to 2) R1(0):Rs 100/- R1(1):Rs 500/- R1(2):Rs 1000/- 7. D D(0): Re 1/- coin D(1):Rs 2/- coin D(2):Rs 10/- note D(3):Rs 50/- note
4 IJECSE,Volume2,Number 1 Nikita Khandelwal et al R2 9. Op Output R2(0):Rs 10/- note R2(1):Rs 20/- note R2(2):Rs 50/- note R2(3):Rs 100/- note Output Currency out III DESIGN METHODOLOGY: A bottom-up approach is the piecing together of systems to give rise to grander systems. In this case first the individual blocks are defined and designed and then they are brought together to form the overall design, various different blocks are combined to operate the machine as the whole. [1][2][5] The machine can accept only following notes Rs100/-, Rs500/-, Rs1000/- for the Exchange operation and Rs10/-, Rs20/-, Rs50/-, Rs100/- for the Change operation. Let us suppose that the user selected the ex input. After this the control unit will move to the waiting state, where it will wait for the money to be inserted. The money inserted will be scanned and the respective input will be send to the control unit. After this the control unit will move to the waiting state, where it will wait for the product to be selected. Suppose Rs 100/- is inserted and c(0) (Dirham) is selected than the control unit will ask the user for the confirmation of the selected product if user selected y input then the control unit turns on the motor and the product is dispensed if correct amount is inserted. This methodology is explained through the following block diagram: Figure no. 1 Block Diagram of Proposed Vending Machine
5 Change-Exchange Currency based Vending Machine using VHDL 335 Description of Blocks: 1. Exchange Block: Figure no. 2 Block Diagram of Exchange Block The block shown in Figure no. 2 has following input and outputs: Table no. 3 / Output of Exchange Block with Remarks Serial No Name Direction C(0 to 2) input R(0 to 2) input En input B(0 to 5) output Description C(0):Dirham Select C(1):Dollar Select C(2):Pound Select R(0):Rs 100/- Inserted R(1):Rs 500/- Inserted R(2):Rs1000/-Inserted Enable 6 bit output When exchange is selected by the user this block is enabled and comes into action. The system waits for the amount to be inserted. The amount inserted as input is any one among the following Rs 100/-, Rs 500/-, Rs 1000/- only. The system takes select currency input in the form of vector, R. The output is a 6 bit vector which indicates the no. of times the motor of the respective currency will be on with the help of counter. The output of this block is input to the counter.
6 IJECSE,Volume2,Number 1 Nikita Khandelwal et al Change Block: Figure no. 3 Block Diagram of Change Block The block shown in Figure no. 3 has following inputs and outputs: Table no. 4 / Outputs of Change Block with Remarks Serial No Name Direction C(0 to 3) R(0 to 3) input En input B(0 to 6) output Description C(0):Re 1/- coin selected C(1):Rs 2/- coin selected C(2):Rs 10/- note selected C(3):Rs 50/- note selected R(0):Rs 10/- Inserted R(1):Rs 20/- Inserted R(2):Rs 50/- inserted R(3):Rs 100/- inserted Enable 7 bit output
7 Change-Exchange Currency based Vending Machine using VHDL 337 When change is selected by the user this block is enabled and comes into action. The system waits for the amount to be inserted. The amount inserted as input is any one among the following Rs 10/-, Rs 20/-, Rs 50/-, Rs 100/- only. The system takes select currency input in the form of vector, R. The output is a 7 bit vector which indicates the no. of times the motor of the respectivee currency will be on with the help of counter. The output of this block is input to the 6 Bit Counter Block: 2. 6 Bit Counter Block: Figure no. 4 Block Diagram of 6-Bit Counter The block diagram shown in Figure no. 4 has following inputs and outputs: Table no..5 / Outputs of 6 Bit Counter Block with Remarks Serial No. Name Direction Description 1. B 6 bit binary input 2. E Enable 3. Clk Clock 4. Yes Yes 5. Op Output Output of counter When any one of the following currency Dirham, Dollar, Pound is selected by the user this block is enabled and comes into action. This takes 6 bit data as the input which is the upper limit of this down counter. The yes input is the confirmation which is to be selected by the user so that the selected currency product can be dispersed. The output op drives the motor which is high until the counter returns to 0.
8 IJECSE,Volume2,Number 1 Nikita Khandelwal et al Bit Counter Block: Figure no. 5 Block Diagram of 7 Bit Counter This block has following inputs and outputs: Table no. 6 / Output of 7 Bit Counter Block with Remarks Serial No. Name Direction Description 1. B 7 bit binary input 2. E Enable 3. Clk Clock 4. Yes Yes 5. Op Output Output of counter When any one of the following currency Rs 1/- coin, Rs 2/- coin, Rs 10/- note, Rs 50 note is selected by the user this block is enabled and comes into action. This takes 7 bit data as the input which is the upper limit of this down counter. The yes input is the confirmation which is to be selected by the user so that the selected currency product can be dispersed. The output op drives the motor which is high until the counter returns to 0. IV EXPERIMENTAL AND SIMULATION RESULTS: The block diagram shown in figure no. 1 is compiled and simulated in ModelSim SE 6.2c. The following figure no. 6 is the result generated when Exchange is chosen and Rs 100/- is inserted and Dirham is chosen as the currency product. When the user gives confirmation by pressing y the counter starts thus the respective output op1 will be high and drives the motor which dispenses Required Currency Exchanged in Dirham.
9 Change-Exchange Currency based Vending Machine using VHDL 339 Figure no. 6 Simulation Waveform showing selection of Exchange and currency as Dirham The following figure no.7 is the result generated when Change is chosen and Rs 10/- is inserted and Re 1/- is selected as the currency product. When the user gives confirmation by pressing y the counter starts thus the respective output op1 will be high and drives the motor which dispenses Re 1/- ten coins as can be viewed in the simulation result too that the output is high for ten clock cycles, thus ten coin will be dispensed.
10 IJECSE,Volume2,Number 1 Nikita Khandelwal et al. 340 Figure no. 7 Simulation Waveform showing selection of Change and currency as Re 1/- The RTL (Register Transfer Logic) view of the proposed Vending Machine is as shown in figure 8: Figure no. 8 RTL view of proposed Vending Machine
11 Change-Exchange Currency based Vending Machine using VHDL 341 The Detailed Internal RTL view of proposed vending machine is shown in Figure no.9 Figure no. 9 Detailed Internal RTL view of proposed Vending Machine The Technology View of proposed Vending Machine is as shown in figure no. 10:
12 IJECSE,Volume2,Number 1 Nikita Khandelwal et al. 342 Figure no. 10 Technology view of proposed Vending Machine The Design Utilisation Summary of Change-Exchange Vending Machine is as follows: Table no.7 Design Utilisation Summary of Change-Exchange Vending Machine Logic Utilization Used Available Utilization No. of 4 input LUT s % No. of Slice Flip flops % No. of occupied slices % No. of slices containing only related logic %
13 Change-Exchange Currency based Vending Machine using VHDL 343 No. of slices containing % unrelated logic Total no. of 4 input % LUT s No. of LUT s used as 191 logic No. of LUT s used as 2 route-thru No. of Bonded IOB s % No. of BUFGMUX s % Average Fan-out of 4.04 Non-clock Nets V.CONCLUSION The presented FPGA based proposed vending machine is implemented using bottom-up approach methodology. The design is verified on the FPGA Spartan 3 development Board. Vending Systems enhances productivity, reduces system development cost, and accelerates time to market. Also FPGA based vending machine give fast response and easy to use by an ordinary person. The designed machine can be used for many applications. The circuit parameters and simulation results obtained using ModelSim software are also presented. VI. REFERENCES [1] Fundamentals of Digital Logic with VHDL design by Stephen Brown and Zvonko Vranesic [2] VHDL Programming by Examples Fourth Edition by Douglas L. Perry [3] Business of Vending Machine available at [4] Chris Wright and Mike Arens, FPGA-based Systemon-Module Approach Cuts Time to Market, Avoids Obsolescence, FPGA and Programmable Logic Journal, Volume VI, No. 6, Feb [5] Introduction to VHDL By Dr. Yaser Khalifa Electrical and Computer Engineering Department State University of New York at New Paltz [6] Electronics For You Magazine Career Opportunities in FPGA Designing June 2012 Edition and Designing with FPGA November 2012 Edition [7] Bhaskar VHDL primer Second Edition, [8] Steve Kilts, Advanced FPGA Design: Architecture, Implementation, and optimization, Wiley-IEEE
14 IJECSE,Volume2,Number 1 Nikita Khandelwal et al. 344 Press, [9] S. Brown & J. Rose, FPGA and CPLD Architectures: A Tutorial, IEEE Design & Test of Computers, Summer 1996, pp [10] Xilinx, Spartan-3 FPGA Family: Complete Data Sheet, available at
Design and Implementation of Vending Machine using Verilog HDL
2011 2nd International Conference on Networking and Information Technology IPCSIT vol.17 (2011) (2011) IACSIT Press, Singapore Design and Implementation of Vending Machine using Verilog HDL Muhammad Ali
More informationHow To Fix A 3 Bit Error In Data From A Data Point To A Bit Code (Data Point) With A Power Source (Data Source) And A Power Cell (Power Source)
FPGA IMPLEMENTATION OF 4D-PARITY BASED DATA CODING TECHNIQUE Vijay Tawar 1, Rajani Gupta 2 1 Student, KNPCST, Hoshangabad Road, Misrod, Bhopal, Pin no.462047 2 Head of Department (EC), KNPCST, Hoshangabad
More informationImplementation of Modified Booth Algorithm (Radix 4) and its Comparison with Booth Algorithm (Radix-2)
Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 3, Number 6 (2013), pp. 683-690 Research India Publications http://www.ripublication.com/aeee.htm Implementation of Modified Booth
More informationEXPERIMENT 8. Flip-Flops and Sequential Circuits
EXPERIMENT 8. Flip-Flops and Sequential Circuits I. Introduction I.a. Objectives The objective of this experiment is to become familiar with the basic operational principles of flip-flops and counters.
More informationDesign and FPGA Implementation of a Novel Square Root Evaluator based on Vedic Mathematics
International Journal of Information & Computation Technology. ISSN 0974-2239 Volume 4, Number 15 (2014), pp. 1531-1537 International Research Publications House http://www. irphouse.com Design and FPGA
More informationDigital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill
Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill Objectives: Analyze the operation of sequential logic circuits. Understand the operation of digital counters.
More informationFPGA Implementation of an Advanced Traffic Light Controller using Verilog HDL
FPGA Implementation of an Advanced Traffic Light Controller using Verilog HDL B. Dilip, Y. Alekhya, P. Divya Bharathi Abstract Traffic lights are the signaling devices used to manage traffic on multi-way
More informationModeling Registers and Counters
Lab Workbook Introduction When several flip-flops are grouped together, with a common clock, to hold related information the resulting circuit is called a register. Just like flip-flops, registers may
More informationVENDING MACHINE. ECE261 Project Proposal Presentaion. Members: ZHANG,Yulin CHEN, Zhe ZHANG,Yanni ZHANG,Yayuan
VENDING MACHINE ECE261 Project Proposal Presentaion Members: ZHANG,Yulin CHEN, Zhe ZHANG,Yanni ZHANG,Yayuan Abstract This project will design and implement a coin operated vending machine controller The
More informationNo serious hazards are involved in this laboratory experiment, but be careful to connect the components with the proper polarity to avoid damage.
HARDWARE LAB 5/DESIGN PROJECT Finite State Machine Design of a Vending Machine Using Xilinx ISE Project Navigator and Spartan 3E FPGA Development Board with VHDL Acknowledgements: Developed by Bassam Matar,
More informationTo design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC.
8.1 Objectives To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC. 8.2 Introduction Circuits for counting events are frequently used in computers and other digital
More informationModeling Latches and Flip-flops
Lab Workbook Introduction Sequential circuits are digital circuits in which the output depends not only on the present input (like combinatorial circuits), but also on the past sequence of inputs. In effect,
More informationRAPID PROTOTYPING OF DIGITAL SYSTEMS Second Edition
RAPID PROTOTYPING OF DIGITAL SYSTEMS Second Edition A Tutorial Approach James O. Hamblen Georgia Institute of Technology Michael D. Furman Georgia Institute of Technology KLUWER ACADEMIC PUBLISHERS Boston
More informationDigital Systems. Syllabus 8/18/2010 1
Digital Systems Syllabus 1 Course Description: This course covers the design and implementation of digital systems. Topics include: combinational and sequential digital circuits, minimization methods,
More informationA Verilog HDL Test Bench Primer Application Note
A Verilog HDL Test Bench Primer Application Note Table of Contents Introduction...1 Overview...1 The Device Under Test (D.U.T.)...1 The Test Bench...1 Instantiations...2 Figure 1- DUT Instantiation...2
More informationDesign and Analysis of Parallel AES Encryption and Decryption Algorithm for Multi Processor Arrays
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue, Ver. III (Jan - Feb. 205), PP 0- e-issn: 239 4200, p-issn No. : 239 497 www.iosrjournals.org Design and Analysis of Parallel AES
More informationFinite State Machine Design A Vending Machine
LAB 6 Finite State Machine Design A Vending Machine You will learn how turn an informal sequential circuit description into a formal finite-state machine model, how to express it using ABEL, how to simulate
More informationCascaded Counters. Page 1 BYU
Cascaded Counters Page 1 Mod-N Counters Generally we are interested in counters that count up to specific count values Not just powers of 2 A mod-n counter has N states Counts from 0 to N-1 then rolls
More informationDDS. 16-bit Direct Digital Synthesizer / Periodic waveform generator Rev. 1.4. Key Design Features. Block Diagram. Generic Parameters.
Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core 16-bit signed output samples 32-bit phase accumulator (tuning word) 32-bit phase shift feature Phase resolution of 2π/2
More informationVHDL-Testbench as Executable Specification
VHDL- as Executable Specification Michael Pichler Zentrum für Mikroelektronik Aargau Fachhochschule Aargau, Steinackerstrasse 5, CH-5210 Windisch Web: www.zma.ch - E-mail: m.pichler@zma.ch Seite 1 Overview
More informationA Compact FPGA Implementation of Triple-DES Encryption System with IP Core Generation and On-Chip Verification
Proceedings of the 2010 International Conference on Industrial Engineering and Operations Management Dhaka, Bangladesh, January 9 10, 2010 A Compact FPGA Implementation of Triple-DES Encryption System
More informationOptimising the resource utilisation in high-speed network intrusion detection systems.
Optimising the resource utilisation in high-speed network intrusion detection systems. Gerald Tripp www.kent.ac.uk Network intrusion detection Network intrusion detection systems are provided to detect
More informationInternational Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research)
International Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research) ISSN (Print): 2279-0020 ISSN (Online): 2279-0039 International
More informationFinite State Machine Design and VHDL Coding Techniques
Finite State Machine Design and VHDL Coding Techniques Iuliana CHIUCHISAN, Alin Dan POTORAC, Adrian GRAUR "Stefan cel Mare" University of Suceava str.universitatii nr.13, RO-720229 Suceava iulia@eed.usv.ro,
More informationSDLC Controller. Documentation. Design File Formats. Verification
January 15, 2004 Product Specification 11 Stonewall Court Woodcliff Lake, NJ 07677 USA Phone: +1-201-391-8300 Fax: +1-201-391-8694 E-mail: info@cast-inc.com URL: www.cast-inc.com Features AllianceCORE
More informationFPGA Implementation of System-on-chip (SOC) Architecture for Spacecraft Application
The International Journal Of Engineering And Science (IJES) Volume 3 Issue 6 Pages 17-24 2014 ISSN (e): 2319 1813 ISSN (p): 2319 1805 FPGA Implementation of System-on-chip (SOC) Architecture for Spacecraft
More informationKeywords RFID READER, FPGA, GSM.
Volume 5, Issue 2, February 2015 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com FPGA Based
More informationASYNCHRONOUS COUNTERS
LB no.. SYNCHONOUS COUNTES. Introduction Counters are sequential logic circuits that counts the pulses applied at their clock input. They usually have 4 bits, delivering at the outputs the corresponding
More informationExperiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa
Experiment # 9 Clock generator circuits & Counters Eng. Waleed Y. Mousa 1. Objectives: 1. Understanding the principles and construction of Clock generator. 2. To be familiar with clock pulse generation
More informationLecture-3 MEMORY: Development of Memory:
Lecture-3 MEMORY: It is a storage device. It stores program data and the results. There are two kind of memories; semiconductor memories & magnetic memories. Semiconductor memories are faster, smaller,
More informationLAB #4 Sequential Logic, Latches, Flip-Flops, Shift Registers, and Counters
LAB #4 Sequential Logic, Latches, Flip-Flops, Shift Registers, and Counters LAB OBJECTIVES 1. Introduction to latches and the D type flip-flop 2. Use of actual flip-flops to help you understand sequential
More informationImplementation and Design of AES S-Box on FPGA
International Journal of Research in Engineering and Science (IJRES) ISSN (Online): 232-9364, ISSN (Print): 232-9356 Volume 3 Issue ǁ Jan. 25 ǁ PP.9-4 Implementation and Design of AES S-Box on FPGA Chandrasekhar
More informationUsing Xilinx ISE for VHDL Based Design
ECE 561 Project 4-1 - Using Xilinx ISE for VHDL Based Design In this project you will learn to create a design module from VHDL code. With Xilinx ISE, you can easily create modules from VHDL code using
More informationELECTENG702 Advanced Embedded Systems. Improving AES128 software for Altera Nios II processor using custom instructions
Assignment ELECTENG702 Advanced Embedded Systems Improving AES128 software for Altera Nios II processor using custom instructions October 1. 2005 Professor Zoran Salcic by Kilian Foerster 10-8 Claybrook
More informationHardware and Software
Hardware and Software 1 Hardware and Software: A complete design Hardware and software support each other Sometimes it is necessary to shift functions from software to hardware or the other way around
More informationGETTING STARTED WITH PROGRAMMABLE LOGIC DEVICES, THE 16V8 AND 20V8
GETTING STARTED WITH PROGRAMMABLE LOGIC DEVICES, THE 16V8 AND 20V8 Robert G. Brown All Rights Reserved August 25, 2000 Alta Engineering 58 Cedar Lane New Hartford, CT 06057-2905 (860) 489-8003 www.alta-engineering.com
More informationLab 1: Introduction to Xilinx ISE Tutorial
Lab 1: Introduction to Xilinx ISE Tutorial This tutorial will introduce the reader to the Xilinx ISE software. Stepby-step instructions will be given to guide the reader through generating a project, creating
More information9/14/2011 14.9.2011 8:38
Algorithms and Implementation Platforms for Wireless Communications TLT-9706/ TKT-9636 (Seminar Course) BASICS OF FIELD PROGRAMMABLE GATE ARRAYS Waqar Hussain firstname.lastname@tut.fi Department of Computer
More informationFloating Point Fused Add-Subtract and Fused Dot-Product Units
Floating Point Fused Add-Subtract and Fused Dot-Product Units S. Kishor [1], S. P. Prakash [2] PG Scholar (VLSI DESIGN), Department of ECE Bannari Amman Institute of Technology, Sathyamangalam, Tamil Nadu,
More informationUNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC180B Lab 7: MISP Processor Design Spring 1995
UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering EEC180B Lab 7: MISP Processor Design Spring 1995 Objective: In this lab, you will complete the design of the MISP processor,
More informationVerification & Design Techniques Used in a Graduate Level VHDL Course
Verification & Design Techniques Used in a Graduate Level VHDL Course Prof. Swati Agrawal, BE, MS (SUNY, Buffalo, NY USA) 1 Associate Professor, Department of Electronics & Telecommunication, Bhilai Institute
More informationFlip-Flops and Sequential Circuit Design. ECE 152A Winter 2012
Flip-Flops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6
More informationFlip-Flops and Sequential Circuit Design
Flip-Flops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6
More informationTechnical Note. Micron NAND Flash Controller via Xilinx Spartan -3 FPGA. Overview. TN-29-06: NAND Flash Controller on Spartan-3 Overview
Technical Note TN-29-06: NAND Flash Controller on Spartan-3 Overview Micron NAND Flash Controller via Xilinx Spartan -3 FPGA Overview As mobile product capabilities continue to expand, so does the demand
More informationCHAPTER 11: Flip Flops
CHAPTER 11: Flip Flops In this chapter, you will be building the part of the circuit that controls the command sequencing. The required circuit must operate the counter and the memory chip. When the teach
More informationthrough ATM Machine 1* Mohd. Arif Siddique and 2 Dr. Amit Kumar Awasthi
An Advance ATM Machine Service: Making Demand Draft through ATM Machine 1* Mohd. Arif Siddique and 2 Dr. Amit Kumar Awasthi 1 Department of Computer Science, Radha Govind Engineering College,Meerut (U.
More informationDigital Systems Design! Lecture 1 - Introduction!!
ECE 3401! Digital Systems Design! Lecture 1 - Introduction!! Course Basics Classes: Tu/Th 11-12:15, ITE 127 Instructor Mohammad Tehranipoor Office hours: T 1-2pm, or upon appointments @ ITE 441 Email:
More informationA New Paradigm for Synchronous State Machine Design in Verilog
A New Paradigm for Synchronous State Machine Design in Verilog Randy Nuss Copyright 1999 Idea Consulting Introduction Synchronous State Machines are one of the most common building blocks in modern digital
More informationDesign and Verification of Nine port Network Router
Design and Verification of Nine port Network Router G. Sri Lakshmi 1, A Ganga Mani 2 1 Assistant Professor, Department of Electronics and Communication Engineering, Pragathi Engineering College, Andhra
More informationCard & Intesa Sanpaolo Bank Albania Network Frequently Asked Questions
Card & Intesa Sanpaolo Bank Albania Network Frequently Asked Questions What is a card? A card is any VISA or MasterCard card issued by Intesa Sanpaolo Bank Albania. A card bearing the VISA logo can be
More informationDIGITAL COUNTERS. Q B Q A = 00 initially. Q B Q A = 01 after the first clock pulse.
DIGITAL COUNTERS http://www.tutorialspoint.com/computer_logical_organization/digital_counters.htm Copyright tutorialspoint.com Counter is a sequential circuit. A digital circuit which is used for a counting
More informationInternational Journal of Advancements in Research & Technology, Volume 2, Issue3, March -2013 1 ISSN 2278-7763
International Journal of Advancements in Research & Technology, Volume 2, Issue3, March -2013 1 FPGA IMPLEMENTATION OF HARDWARE TASK MANAGEMENT STRATEGIES Assistant professor Sharan Kumar Electronics Department
More informationLecture 8: Synchronous Digital Systems
Lecture 8: Synchronous Digital Systems The distinguishing feature of a synchronous digital system is that the circuit only changes in response to a system clock. For example, consider the edge triggered
More informationDecimal Number (base 10) Binary Number (base 2)
LECTURE 5. BINARY COUNTER Before starting with counters there is some vital information that needs to be understood. The most important is the fact that since the outputs of a digital chip can only be
More informationInternational Journal of Electronics and Computer Science Engineering 1588
International Journal of Electronics and Computer Science Engineering 1588 Available Online at www.ijecse.org ISSN- 2277-1956 Design and Development of Low Cost PC Based Real Time Temperature and Humidity
More informationDigital Logic Design Sequential circuits
Digital Logic Design Sequential circuits Dr. Eng. Ahmed H. Madian E-mail: ahmed.madian@guc.edu.eg Dr. Eng. Rania.Swief E-mail: rania.swief@guc.edu.eg Dr. Eng. Ahmed H. Madian Registers An n-bit register
More informationAsynchronous Counters. Asynchronous Counters
Counters and State Machine Design November 25 Asynchronous Counters ENGI 25 ELEC 24 Asynchronous Counters The term Asynchronous refers to events that do not occur at the same time With respect to counter
More informationModeling Sequential Elements with Verilog. Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw. Sequential Circuit
Modeling Sequential Elements with Verilog Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw 4-1 Sequential Circuit Outputs are functions of inputs and present states of storage elements
More informationEC313 - VHDL State Machine Example
EC313 - VHDL State Machine Example One of the best ways to learn how to code is seeing a working example. Below is an example of a Roulette Table Wheel. Essentially Roulette is a game that selects a random
More informationFace Reorganization Method for Cyber Security System in Financial Sector Using FPGA Implementation
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 9, Issue 2, Ver. I (Mar - Apr. 2014), PP 63-67 Face Reorganization Method for Cyber Security
More informationAutomatic Ration Material Distributions and Payment System Based on GSM and RFID Technology
Automatic Ration Material Distributions and Payment System Based on GSM and RFID Technology R. Senthil Kumar [1] Assistant professor, Dept. of ECE Jay Shriram Group of Institutions, Tirupur prof.senthilramalingam@gmail.com
More informationDigitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah
(DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de NIOS II 1 1 What is Nios II? Altera s Second Generation
More informationThe 104 Duke_ACC Machine
The 104 Duke_ACC Machine The goal of the next two lessons is to design and simulate a simple accumulator-based processor. The specifications for this processor and some of the QuartusII design components
More informationManchester Encoder-Decoder for Xilinx CPLDs
Application Note: CoolRunner CPLDs R XAPP339 (v.3) October, 22 Manchester Encoder-Decoder for Xilinx CPLDs Summary This application note provides a functional description of VHDL and Verilog source code
More informationVHDL Test Bench Tutorial
University of Pennsylvania Department of Electrical and Systems Engineering ESE171 - Digital Design Laboratory VHDL Test Bench Tutorial Purpose The goal of this tutorial is to demonstrate how to automate
More informationETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies
ETEC 2301 Programmable Logic Devices Chapter 10 Counters Shawnee State University Department of Industrial and Engineering Technologies Copyright 2007 by Janna B. Gallaher Asynchronous Counter Operation
More informationCOMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design
PH-315 COMINATIONAL and SEUENTIAL LOGIC CIRCUITS Hardware implementation and software design A La Rosa I PURPOSE: To familiarize with combinational and sequential logic circuits Combinational circuits
More informationUsing Altera MAX Series as Microcontroller I/O Expanders
2014.09.22 Using Altera MAX Series as Microcontroller I/O Expanders AN-265 Subscribe Many microcontroller and microprocessor chips limit the available I/O ports and pins to conserve pin counts and reduce
More informationTRILOGI 5.3 PLC Ladder Diagram Programmer and Simulator. A tutorial prepared for IE 575 by Dr. T.C. Chang. Use On-Line Help
TRILOGI 5.3 PLC Ladder Diagram Programmer and Simulator A tutorial prepared for IE 575 by Dr. T.C. Chang 1 Use On-Line Help Use on-line help for program editing and TBasic function definitions. 2 Open
More informationRAM & ROM Based Digital Design. ECE 152A Winter 2012
RAM & ROM Based Digital Design ECE 152A Winter 212 Reading Assignment Brown and Vranesic 1 Digital System Design 1.1 Building Block Circuits 1.1.3 Static Random Access Memory (SRAM) 1.1.4 SRAM Blocks in
More informationEfficient Teaching of Digital Design with Automated Assessment and Feedback
Efficient Teaching of Digital Design with Automated Assessment and Feedback 1 Paul W. Nutter, Member, IEEE, 2 Vasilis F. Pavlidis, Member, IEEE, and 2 Jeffrey Pepper 1 Nano Engineering and Storage Technology
More informationSequential Logic. (Materials taken from: Principles of Computer Hardware by Alan Clements )
Sequential Logic (Materials taken from: Principles of Computer Hardware by Alan Clements ) Sequential vs. Combinational Circuits Combinatorial circuits: their outputs are computed entirely from their present
More informationModule 3: Floyd, Digital Fundamental
Module 3: Lecturer : Yongsheng Gao Room : Tech - 3.25 Email : yongsheng.gao@griffith.edu.au Structure : 6 lectures 1 Tutorial Assessment: 1 Laboratory (5%) 1 Test (20%) Textbook : Floyd, Digital Fundamental
More informationLEVERAGING FPGA AND CPLD DIGITAL LOGIC TO IMPLEMENT ANALOG TO DIGITAL CONVERTERS
LEVERAGING FPGA AND CPLD DIGITAL LOGIC TO IMPLEMENT ANALOG TO DIGITAL CONVERTERS March 2010 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com
More informationChapter 9 Latches, Flip-Flops, and Timers
ETEC 23 Programmable Logic Devices Chapter 9 Latches, Flip-Flops, and Timers Shawnee State University Department of Industrial and Engineering Technologies Copyright 27 by Janna B. Gallaher Latches A temporary
More informationDesign of Remote Laboratory dedicated to E2LP board for e-learning courses.
Proceedings of the E2LP Workshop Warsaw, 2014, pp. 25 29 DOI: 10.15439/2014F672 ACSIS, Vol. 4 Design of Remote Laboratory dedicated to E2LP board for e-learning courses. Jan Piwiński Email: jpiwinski@piap.pl
More informationMACHINE ARCHITECTURE & LANGUAGE
in the name of God the compassionate, the merciful notes on MACHINE ARCHITECTURE & LANGUAGE compiled by Jumong Chap. 9 Microprocessor Fundamentals A system designer should consider a microprocessor-based
More informationQuartus II Software Design Series : Foundation. Digitale Signalverarbeitung mit FPGA. Digitale Signalverarbeitung mit FPGA (DSF) Quartus II 1
(DSF) Quartus II Stand: Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de Quartus II 1 Quartus II Software Design Series : Foundation 2007 Altera
More informationXilinx ISE. <Release Version: 10.1i> Tutorial. Department of Electrical and Computer Engineering State University of New York New Paltz
Xilinx ISE Tutorial Department of Electrical and Computer Engineering State University of New York New Paltz Fall 2010 Baback Izadi Starting the ISE Software Start ISE from the
More informationChapter 8. Sequential Circuits for Registers and Counters
Chapter 8 Sequential Circuits for Registers and Counters Lesson 3 COUNTERS Ch16L3- "Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline Counters T-FF Basic Counting element State
More informationAN IMPROVED DESIGN OF REVERSIBLE BINARY TO BINARY CODED DECIMAL CONVERTER FOR BINARY CODED DECIMAL MULTIPLICATION
American Journal of Applied Sciences 11 (1): 69-73, 2014 ISSN: 1546-9239 2014 Science Publication doi:10.3844/ajassp.2014.69.73 Published Online 11 (1) 2014 (http://www.thescipub.com/ajas.toc) AN IMPROVED
More informationPLC Based Liquid Filling and Mixing
PLC Based Liquid Filling and Mixing 1 Mihir Panchal, 2 Aashish Panaskar. 3 Prof. Lalit Kumar KJ College of Engineering and Management Research, Pune, India Abstract: The objective of this paper is to design,
More informationAC 2007-2485: PRACTICAL DESIGN PROJECTS UTILIZING COMPLEX PROGRAMMABLE LOGIC DEVICES (CPLD)
AC 2007-2485: PRACTICAL DESIGN PROJECTS UTILIZING COMPLEX PROGRAMMABLE LOGIC DEVICES (CPLD) Samuel Lakeou, University of the District of Columbia Samuel Lakeou received a BSEE (1974) and a MSEE (1976)
More informationMSME TOOL ROOM, HYDERABAD CENTRAL INSTITUTE OF TOOL DESIGN
MSME TOOL ROOM, HYDERABAD CENTRAL INSTITUTE OF TOOL DESIGN (An ISO 9001:2008, ISO 29990; 2010, ISO 14001:2004 & ISO 50001:2011 Certified Institution) VES COURSES 2015-20162016 10 Months Full Time Courses
More informationBest Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com
Best Practises for LabVIEW FPGA Design Flow 1 Agenda Overall Application Design Flow Host, Real-Time and FPGA LabVIEW FPGA Architecture Development FPGA Design Flow Common FPGA Architectures Testing and
More informationSmart Queue Management System Using GSM Technology
Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 3, Number 8 (2013), pp. 941-950 Research India Publications http://www.ripublication.com/aeee.htm Smart Queue Management System Using
More informationThe Evolution of CCD Clock Sequencers at MIT: Looking to the Future through History
The Evolution of CCD Clock Sequencers at MIT: Looking to the Future through History John P. Doty, Noqsi Aerospace, Ltd. This work is Copyright 2007 Noqsi Aerospace, Ltd. This work is licensed under the
More informationAims and Objectives. E 3.05 Digital System Design. Course Syllabus. Course Syllabus (1) Programmable Logic
Aims and Objectives E 3.05 Digital System Design Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk How to go
More informationImplementation of Knock Based Security System
Implementation of Knock Based Security System Gunjan Jewani Student, Department of Computer science & Engineering, Nagpur Institute of Technology, Nagpur, India ABSTRACT: Security is one of the most critical
More informationDEVELOPING A PHYSICAL EMULATOR FOR A FLEXIBLE MANUFACTURING SYSTEM
DEVELOPING A PHYSICAL EMULATOR FOR A FLEXIBLE MANUFACTURING SYSTEM Fernando G. Gonzalez Department of Electrical and Computer Engineering University of Central Florida Orlando, Florida 32816 USA (407)823-3987
More informationSequential Logic: Clocks, Registers, etc.
ENEE 245: igital Circuits & Systems Lab Lab 2 : Clocks, Registers, etc. ENEE 245: igital Circuits and Systems Laboratory Lab 2 Objectives The objectives of this laboratory are the following: To design
More information(Refer Slide Time: 00:01:16 min)
Digital Computer Organization Prof. P. K. Biswas Department of Electronic & Electrical Communication Engineering Indian Institute of Technology, Kharagpur Lecture No. # 04 CPU Design: Tirning & Control
More informationA First Course in Digital Design Using VHDL and Programmable Logic
A First Course in Digital Design Using VHDL and Programmable Logic Shawki Areibi Abstract Present industry practice has created a high demand for systems designers with knowledge and experience in using
More informationWEEK 8.1 Registers and Counters. ECE124 Digital Circuits and Systems Page 1
WEEK 8.1 egisters and Counters ECE124 igital Circuits and Systems Page 1 Additional schematic FF symbols Active low set and reset signals. S Active high set and reset signals. S ECE124 igital Circuits
More informationOperating Manual Ver.1.1
4 Bit Binary Ripple Counter (Up-Down Counter) Operating Manual Ver.1.1 An ISO 9001 : 2000 company 94-101, Electronic Complex Pardesipura, Indore- 452010, India Tel : 91-731- 2570301/02, 4211100 Fax: 91-731-
More informationNIOS II Based Embedded Web Server Development for Networking Applications
NIOS II Based Embedded Web Server Development for Networking Applications 1 Sheetal Bhoyar, 2 Dr. D. V. Padole 1 Research Scholar, G. H. Raisoni College of Engineering, Nagpur, India 2 Professor, G. H.
More informationMicrocontroller Based Smart ATM Access & Security System Using Fingerprint Recognition & GSM Technology
Microcontroller Based Smart ATM Access & Security System Using Fingerprint Recognition & GSM Technology Bharath K M, Rohit C V Student of B.E Electronics and Communication Coorg Institute of Technology,
More informationEfficient Interconnect Design with Novel Repeater Insertion for Low Power Applications
Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications TRIPTI SHARMA, K. G. SHARMA, B. P. SINGH, NEHA ARORA Electronics & Communication Department MITS Deemed University,
More informationHand Gestures Remote Controlled Robotic Arm
Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 3, Number 5 (2013), pp. 601-606 Research India Publications http://www.ripublication.com/aeee.htm Hand Gestures Remote Controlled
More informationECE380 Digital Logic
ECE38 igital Logic Flip-Flops, Registers and Counters: Flip-Flops r.. J. Jackson Lecture 25- Flip-flops The gated latch circuits presented are level sensitive and can change states more than once during
More information