Johnson Counter. Introduction. ISE Version: 9.2i or 10.1i. Objective
|
|
- Avis Willis
- 7 years ago
- Views:
Transcription
1 Johnson Counter Introduction The goal is to design a 4-bit Johnson counter with stop control that can count bidirectional, depending on the setting of the control inputs RIGHT and LEFT using the schematics mode of design entry on Spartan 3E Board. ISE Version: 9.2i or 10.1i Objective The purpose of this lab is: 1. To get familiar with the flip-flops. 2. To design an up/down Johnson counter using D flip-flops. 3. To implement the counter using Xilinx FPGA board. 4. To experimentally check the operation of the counter. The counter has an asynchronous reset (or clear) input which brings the outputs to 0 as soon as the RESET signal is asserted. The counter counts at the negative edge of the clock. When the RIGHT input is high, the counter counts in one direction and when LEFT input is high, it counts in the other direction, as shown in the state transition diagram. Counter should stop at a particular count when STOP input is high. Figure 1: State transition diagram for up/down counter. 1
2 Process 1. Create project using ISE 9.2i/10.1i 2. Test behavior of the sequence detector using Xilinx ISE. 3. Configure FPGA with the sequence detector 4. Test behavior of sequence detector on the Spartan 3E starter board Implementation 1. Open ISE Project Navigator. If a project is already open, go to the File menu and select Close Project. Now under the File menu select New Project. ISE will launch the New Project Wizard. In the Create New Project window under Project Name: enter your project name. Under Project Location click the button with the three dots and navigate to where you want the project to be located. Under Top-Level Source Type: make sure HDL is selected and then click Next>. 2. In the Device Properties window copy the settings from figure 3 and then click Next>. Figure 2 New Project Wizard - Device Properties settings. 3. Click Next> on the Create New Source window. Click Next>. 4. Click Ok and click Finish on the Project Summary window. You have created the project and in the workspace window of ISE you should see a project summary. You can close the project summary by going under the File menu and selecting Close. 2
3 5. In the Sources window, right click on the small box with the - symbol and click new source to open a new Schematic design entry in your project. Design your schematic here using symbols and save it. 6. After saving your project click Synthesis in the process window. Once synthesis is done successfully. Next step is to check the functionality of your design. 7. Right click on your project file and click new source, add test bench waveform and associate it with your design file. This will open a waveform associated with your design. Force the valid input values and save it. 8. Go to the pulldown menu in the Sources window and select Behavioral Simulation. Figure 3 Pull down menu in Sources window. 9. Highlight the.tbw file in the Sources window by clicking on it. In the Processes window, click on the small box with the + symbol that is next to the Xilinx ISE Simulator toolbox and then double click Simulate Behavioral Model to start the simulation. When you are done, close Simulation Window. 10. Go to the Source window pulldown menu and select Synthesis/Implementation and then click on source file (VHDL Design File) to highlight it. In the Processes window expand the User Constraints toolbox and double click Edit Constraints (Text). This will open.ucf in the ISE workspace. 3
4 Figure 4 Opening the UCF file. The user constraints file has been notated to show what board features have been connected to the inputs and outputs of VHDL Design File. Figure 5 The UCF file displayed in the ISE workspace. 11. It is time to program the Spartan 3E board. In the Processes window you have to run the Synthesize - XST, Implement Design, and Generate Programming File processes. Instead of doing each one separately, you can double click on Generate Programming File. This will run all the processes. 4
5 Figure 6 Running processes As the processes finish running they will be marked with a green checkmark to indicate no problems were encountered. The Implement Design process may generate warnings (yellow triangle with an exclamation point), warnings can be ignored. 12. Connect the Spartan 3E board to the computer and turn the board s power on. Expand the \ Generate Programming File process and double click on Configure Device (impact). This will launch the impact program. Click Finish on the Welcome to impact window. Figure 7 Starting impact impact will perform a boundary scan and will display three devices in the ISE workspace. Pictures of Xilinx IC packages represent the devices. In figure 9 you can see that no files are associated with the packages. 5
6 Figure 8 Devices shown in boundary scan You have to assign the.bit file to the Spartan 3E s FPGA. The FPGA is represented in the workspace by the picture of the Xilinx package labeled xc3s500e. The package should already be highlighted (as in figure 9). Click on top_sequence.bit in the Assign New Configuration File window and then click the Open button. The file is now associated with the FPGA and the next device is highlighted. Figure 9 Assigning *.bit file to xc3s500e. Click Bypass for the next two devices since we are not programming them and then click on an empty area inside the ISE workspace. Now right click on the xc3s500e and select Program from the drop down menu. 6
7 Figure 10 Programming the FPGA. Click Ok on the Programming Properties window (nothing needs to be selected for this tutorial). After the FPGA is programmed a Program Succeeded message will be displayed in the ISE workspace and a yellow LED will show the Spartan 3E has been configured. 13. The Spartan 3E is programmed as a sequence detector. The board will hold this program until the power is turned off, the reset button near the yellow LED is pressed, or you reprogram the board. 7
Xilinx ISE. <Release Version: 10.1i> Tutorial. Department of Electrical and Computer Engineering State University of New York New Paltz
Xilinx ISE Tutorial Department of Electrical and Computer Engineering State University of New York New Paltz Fall 2010 Baback Izadi Starting the ISE Software Start ISE from the
More informationLab 1: Introduction to Xilinx ISE Tutorial
Lab 1: Introduction to Xilinx ISE Tutorial This tutorial will introduce the reader to the Xilinx ISE software. Stepby-step instructions will be given to guide the reader through generating a project, creating
More informationUsing Xilinx ISE for VHDL Based Design
ECE 561 Project 4-1 - Using Xilinx ISE for VHDL Based Design In this project you will learn to create a design module from VHDL code. With Xilinx ISE, you can easily create modules from VHDL code using
More informationEXPERIMENT 8. Flip-Flops and Sequential Circuits
EXPERIMENT 8. Flip-Flops and Sequential Circuits I. Introduction I.a. Objectives The objective of this experiment is to become familiar with the basic operational principles of flip-flops and counters.
More informationDigital Circuit Design Using Xilinx ISE Tools
Digital Circuit Design Using Xilinx ISE Tools Contents 1. Introduction... 1 2. Programmable Logic Device: FPGA... 2 3. Creating a New Project... 2 4. Synthesis and Implementation of the Design... 11 5.
More informationISE In-Depth Tutorial 10.1
ISE In-Depth Tutorial 10.1 R Xilinx is disclosing this Document and Intellectual Property (hereinafter the Design ) to you for use in the development of designs to operate on, or interface with Xilinx
More informationLab 1: Full Adder 0.0
Lab 1: Full Adder 0.0 Introduction In this lab you will design a simple digital circuit called a full adder. You will then use logic gates to draw a schematic for the circuit. Finally, you will verify
More informationBuilding an Embedded Processor System on a Xilinx Zync FPGA (Profiling): A Tutorial
Building an Embedded Processor System on a Xilinx Zync FPGA (Profiling): A Tutorial Embedded Processor Hardware Design January 29 th 2015. VIVADO TUTORIAL 1 Table of Contents Requirements... 3 Part 1:
More information1. Downloading. 2. Installation and License Acquiring. Xilinx ISE Webpack + Project Setup Instructions
Xilinx ISE Webpack + Project Setup Instructions 1. Downloading The Xilinx tools are free for download from their website and can be installed on your Windowsbased PC s. Go to the following URL: http://www.xilinx.com/support/download/index.htm
More informationNo serious hazards are involved in this laboratory experiment, but be careful to connect the components with the proper polarity to avoid damage.
HARDWARE LAB 5/DESIGN PROJECT Finite State Machine Design of a Vending Machine Using Xilinx ISE Project Navigator and Spartan 3E FPGA Development Board with VHDL Acknowledgements: Developed by Bassam Matar,
More informationModeling Registers and Counters
Lab Workbook Introduction When several flip-flops are grouped together, with a common clock, to hold related information the resulting circuit is called a register. Just like flip-flops, registers may
More informationThe 104 Duke_ACC Machine
The 104 Duke_ACC Machine The goal of the next two lessons is to design and simulate a simple accumulator-based processor. The specifications for this processor and some of the QuartusII design components
More informationRTL Technology and Schematic Viewers
RTL Technology and Schematic Viewers Tutorial [optional] [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development
More informationAuthorware Install Directions for IE in Windows Vista, Windows 7, and Windows 8
Authorware Install Directions for IE in Windows Vista, Windows 7, and Windows 8 1. Read entire document before continuing. 2. Close all browser windows. There should be no websites open. If you are using
More informationISE In-Depth Tutorial. UG695 (v14.1) April 24, 2012
ISE In-Depth Tutorial Notice of Disclaimer The information disclosed to you hereunder (the Materials ) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by
More informationSTEP 7 MICRO/WIN TUTORIAL. Step-1: How to open Step 7 Micro/WIN
STEP 7 MICRO/WIN TUTORIAL Step7 Micro/WIN makes programming of S7-200 easier. Programming of S7-200 by using Step 7 Micro/WIN will be introduced in a simple example. Inputs will be defined as IX.X, outputs
More informationStart Active-HDL by double clicking on the Active-HDL Icon (windows).
Getting Started Using Aldec s Active-HDL This guide will give you a short tutorial in using the project mode of Active-HDL. This tutorial is broken down into the following sections 1. Part 1: Compiling
More informationExperiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa
Experiment # 9 Clock generator circuits & Counters Eng. Waleed Y. Mousa 1. Objectives: 1. Understanding the principles and construction of Clock generator. 2. To be familiar with clock pulse generation
More informationQuartus II Introduction for VHDL Users
Quartus II Introduction for VHDL Users This tutorial presents an introduction to the Quartus II software. It gives a general overview of a typical CAD flow for designing circuits that are implemented by
More informationRotary Encoder Interface for Spartan-3E Starter Kit
Rotary Encoder Interface for Spartan-3E Starter Kit Ken Chapman Xilinx Ltd 2 th February 26 Rev.2 With thanks to Peter Alfke (Xilinx Inc.) Limitations Limited Warranty and Disclaimer. These designs are
More informationFinite State Machine Design A Vending Machine
LAB 6 Finite State Machine Design A Vending Machine You will learn how turn an informal sequential circuit description into a formal finite-state machine model, how to express it using ABEL, how to simulate
More informationVHDL Test Bench Tutorial
University of Pennsylvania Department of Electrical and Systems Engineering ESE171 - Digital Design Laboratory VHDL Test Bench Tutorial Purpose The goal of this tutorial is to demonstrate how to automate
More informationAfter opening the Programs> Xilinx ISE 8.1i > Project Navigator, you will come to this screen as start-up.
After opening the Programs> Xilinx ISE 8.1i > Project Navigator, you will come to this screen as start-up. Start with a new project. Enter a project name and be sure to select Schematic as the Top-Level
More informationAsynchronous counters, except for the first block, work independently from a system clock.
Counters Some digital circuits are designed for the purpose of counting and this is when counters become useful. Counters are made with flip-flops, they can be asynchronous or synchronous and they can
More informationLab View with crio Tutorial. Control System Design Feb. 14, 2006
Lab View with crio Tutorial Control System Design Feb. 14, 2006 Pan and Tilt Mechanism Experimental Set up Power Supplies Ethernet cable crio Reconfigurable Embedded System Lab View + Additional Software
More informationModeling Latches and Flip-flops
Lab Workbook Introduction Sequential circuits are digital circuits in which the output depends not only on the present input (like combinatorial circuits), but also on the past sequence of inputs. In effect,
More informationLesson 1 - Creating a Project
Lesson 1 - Creating a Project The goals for this lesson are: Create a project A project is a collection entity for an HDL design under specification or test. Projects ease interaction with the tool and
More informationDDS. 16-bit Direct Digital Synthesizer / Periodic waveform generator Rev. 1.4. Key Design Features. Block Diagram. Generic Parameters.
Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core 16-bit signed output samples 32-bit phase accumulator (tuning word) 32-bit phase shift feature Phase resolution of 2π/2
More informationJump-Start Tutorial For ProcessModel
Jump-Start Tutorial For ProcessModel www.blueorange.org.uk ProcessModel Jump-Start Tutorial This tutorial provides step-by-step instructions for creating a process model, running the simulation, and viewing
More information5. Tutorial. Starting FlashCut CNC
FlashCut CNC Section 5 Tutorial 259 5. Tutorial Starting FlashCut CNC To start FlashCut CNC, click on the Start button, select Programs, select FlashCut CNC 4, then select the FlashCut CNC 4 icon. A dialog
More informationLAB #4 Sequential Logic, Latches, Flip-Flops, Shift Registers, and Counters
LAB #4 Sequential Logic, Latches, Flip-Flops, Shift Registers, and Counters LAB OBJECTIVES 1. Introduction to latches and the D type flip-flop 2. Use of actual flip-flops to help you understand sequential
More informationTo design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC.
8.1 Objectives To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC. 8.2 Introduction Circuits for counting events are frequently used in computers and other digital
More informationTRILOGI 5.3 PLC Ladder Diagram Programmer and Simulator. A tutorial prepared for IE 575 by Dr. T.C. Chang. Use On-Line Help
TRILOGI 5.3 PLC Ladder Diagram Programmer and Simulator A tutorial prepared for IE 575 by Dr. T.C. Chang 1 Use On-Line Help Use on-line help for program editing and TBasic function definitions. 2 Open
More informationPhysics 226 FPGA Lab #1 SP Wakely. Terasic DE0 Board. Getting Started
Physics 226 FPGA Lab #1 SP Wakely I Terasic DE0 Board The DE0 Development and Education board is designed in a compact size with all the essential tools for novice users to gain knowledge in areas of digital
More informationCHAPTER 11 LATCHES AND FLIP-FLOPS
CHAPTER 11 LATCHES AND FLIP-FLOPS This chapter in the book includes: Objectives Study Guide 11.1 Introduction 11.2 Set-Reset Latch 11.3 Gated D Latch 11.4 Edge-Triggered D Flip-Flop 11.5 S-R Flip-Flop
More informationOnline Backup and Recovery Manager Setup for Microsoft Windows.
Online Backup and Recovery Manager Setup for Microsoft Windows. Backup Wizard Default Interface Recovery Wizard Online Backup and Recovery Manager Setup Backup Wizard After installing and launching the
More informationETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies
ETEC 2301 Programmable Logic Devices Chapter 10 Counters Shawnee State University Department of Industrial and Engineering Technologies Copyright 2007 by Janna B. Gallaher Asynchronous Counter Operation
More informationTwo's Complement Adder/Subtractor Lab L03
Two's Complement Adder/Subtractor Lab L03 Introduction Computers are usually designed to perform indirect subtraction instead of direct subtraction. Adding -B to A is equivalent to subtracting B from A,
More informationVivado Design Suite Tutorial
Vivado Design Suite Tutorial High-Level Synthesis UG871 (v2012.2) August 20, 2012 Notice of Disclaimer The information disclosed to you hereunder (the Materials ) is provided solely for the selection and
More informationCLEARONE DOCUMENT 801-000-002 (REVISION 1.0) October, 2008. with Converge Pro Units
APPLICATION NOTES Converge Pro Products CLEARONE DOCUMENT 801-000-002 (REVISION 1.0) October, 2008. Troubleshooting USB Connections with Converge Pro Units Description This document explains how to connect
More informationDesign and Implementation of Vending Machine using Verilog HDL
2011 2nd International Conference on Networking and Information Technology IPCSIT vol.17 (2011) (2011) IACSIT Press, Singapore Design and Implementation of Vending Machine using Verilog HDL Muhammad Ali
More informationSoftware Version 10.0d. 1991-2011 Mentor Graphics Corporation All rights reserved.
ModelSim Tutorial Software Version 10.0d 1991-2011 Mentor Graphics Corporation All rights reserved. This document contains information that is proprietary to Mentor Graphics Corporation. The original recipient
More informationModelSim-Altera Software Simulation User Guide
ModelSim-Altera Software Simulation User Guide ModelSim-Altera Software Simulation User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01102-2.0 Document last updated for Altera Complete
More informationLogiCORE IP AXI Performance Monitor v2.00.a
LogiCORE IP AXI Performance Monitor v2.00.a Product Guide Table of Contents IP Facts Chapter 1: Overview Target Technology................................................................. 9 Applications......................................................................
More informationINF-USB2 and SI-USB Quick Start Guide
INF-USB2 and SI-USB Quick Start Guide Please follow these instructions carefully. DO NOT connect the INF-USB2 or SI-USB module to your computer before running the setup program. After running Setup and
More information16.4.3 Lab: Data Backup and Recovery in Windows XP
16.4.3 Lab: Data Backup and Recovery in Windows XP Introduction Print and complete this lab. In this lab, you will back up data. You will also perform a recovery of the data. Recommended Equipment The
More informationMentor Tools tutorial Bold Browser Design Manager Design Architect Library Components Quicksim Creating and Compiling the VHDL Model.
Mentor Tools tutorial Bold Browser Design Manager Design Architect Library Components Quicksim Creating and Compiling the VHDL Model. Introduction To Mentor Graphics Mentor Graphics BOLD browser allows
More informationDigital Fundamentals. Lab 8 Asynchronous Counter Applications
Richland College Engineering Technology Rev. 0 B. Donham Rev. 1 (7/2003). Horne Rev. 2 (1/2008). Bradbury Digital Fundamentals CETT 1425 Lab 8 Asynchronous Counter Applications Name: Date: Objectives:
More informationTechnical Note. Micron NAND Flash Controller via Xilinx Spartan -3 FPGA. Overview. TN-29-06: NAND Flash Controller on Spartan-3 Overview
Technical Note TN-29-06: NAND Flash Controller on Spartan-3 Overview Micron NAND Flash Controller via Xilinx Spartan -3 FPGA Overview As mobile product capabilities continue to expand, so does the demand
More informationFPGA Synthesis Example: Counter
FPGA Synthesis Example: Counter Peter Marwedel Informatik XII, U. Dortmund Gliederung Einführung SystemC Vorlesungen und Programmierung FPGAs - Vorlesungen - VHDL-basierte Konfiguration von FPGAs mit dem
More informationLab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts)
Dr. Greg Tumbush, gtumbush@uccs.edu Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts) Objective The objective of lab assignments 5 through 9 are to systematically design and implement
More informationThe service note describes the basic steps to install a ip camera for the DVR670
Tech note Description Adding IP camera to DVR670 General The service note describes the basic steps to install a ip camera for the DVR670 Steps involved: 1) Configuration Manager application 2) Camera
More informationDownloading Driver Files
The following instructions are for all DPAS supported Intermec printers. The Intermec InterDriver EasyCoder PD42 (203 dpi) - IPL driver has been tested and recommended for DPAS use. This driver will support
More information10.3.1.6 Lab - Data Backup and Recovery in Windows XP
5.0 10.3.1.6 Lab - Data Backup and Recovery in Windows XP Introduction Print and complete this lab. In this lab, you will back up data. You will also perform a recovery of the data. Recommended Equipment
More informationIBM Business Monitor V8.0 Global monitoring context lab
Copyright IBM Corporation 2012 All rights reserved IBM BUSINESS MONITOR 8.0 LAB EXERCISE IBM Business Monitor V8.0 lab What this exercise is about... 2 Lab requirements... 2 What you should be able to
More informationInstallation / Backup \ Restore of a Coffalyser.Net server database using SQL management studio
Installation / Backup \ Restore of a Coffalyser.Net server database using SQL management studio This document contains instructions how you can obtain a free copy of Microsoft SQL 2008 R2 and perform the
More informationQuartus II Introduction Using VHDL Design
Quartus II Introduction Using VHDL Design This tutorial presents an introduction to the Quartus R II CAD system. It gives a general overview of a typical CAD flow for designing circuits that are implemented
More informationHow to share media files through Windows Media Player 11
How to share media files through Windows Media Player 11 With Windows Media Player 11 (WMP 11), you can setup an UPnP AV server to offer your media files to an UPnP AV client, such as the Conceptronic
More informationApplication. 1.1 About This Tutorial. 1.1.1 Tutorial Requirements. 1.1.2 Provided Files
About This Tutorial 1Creating an End-to-End HL7 Over MLLP Application 1.1 About This Tutorial 1.1.1 Tutorial Requirements 1.1.2 Provided Files This tutorial takes you through the steps of creating an end-to-end
More informationInstalling a Browser Security Certificate for PowerChute Business Edition Agent
Installing a Browser Security Certificate for PowerChute Business Edition Agent The Agent component of PowerChute Business Edition has a "self-signed" security certificate. This means that when you access
More informationDownloading Driver Files
The following instructions are for all DPAS supported Zebra printers except the Zebra GK420t. The ZDesigner R110Xi4 203 dpi driver has been tested and recommended for DPAS use. This driver will support
More informationGuru Ghasidas Vishwavidyalaya, Bilaspur (C.G.) Institute of Technology. Electronics & Communication Engineering. B.
Guru Ghasidas Vishwavidyalaya, Bilaspur (C.G.) Institute of Technology Electronics & Communication Engineering B.Tech III Semester 1. Electronic Devices Laboratory 2. Digital Logic Circuit Laboratory 3.
More informationJianjian Song LogicWorks 4 Tutorials (5/15/03) Page 1 of 14
LogicWorks 4 Tutorials Jianjian Song Department of Electrical and Computer Engineering Rose-Hulman Institute of Technology March 23 Table of Contents LogicWorks 4 Installation and update...2 2 Tutorial
More informationSysAid Remote Discovery Tool
SysAid Remote Discovery Tool SysAid Release 7 Document Updated: 27-Apr-10 SysAid Remote Discovery Tool The SysAid server comes with a built-in discovery service that performs various network discovery
More informationVirtual Office Remote Installation Guide
Virtual Office Remote Installation Guide Table of Contents VIRTUAL OFFICE REMOTE INSTALLATION GUIDE... 3 UNIVERSAL PRINTER CONFIGURATION INSTRUCTIONS... 12 CHANGING DEFAULT PRINTERS ON LOCAL SYSTEM...
More informationSDLC Controller. Documentation. Design File Formats. Verification
January 15, 2004 Product Specification 11 Stonewall Court Woodcliff Lake, NJ 07677 USA Phone: +1-201-391-8300 Fax: +1-201-391-8694 E-mail: info@cast-inc.com URL: www.cast-inc.com Features AllianceCORE
More informationGetting Started Using Mentor Graphic s ModelSim
Getting Started Using Mentor Graphic s ModelSim There are two modes in which to compile designs in ModelSim, classic/traditional mode and project mode. This guide will give you a short tutorial in using
More informationCHAPTER 11: Flip Flops
CHAPTER 11: Flip Flops In this chapter, you will be building the part of the circuit that controls the command sequencing. The required circuit must operate the counter and the memory chip. When the teach
More informationHow to Disable Common Pop-Up Blockers
How to Disable Common Pop-Up Blockers Internet Explorer AOL Toolbar Google Toolbar Microsoft Windows XP Service Pack 2 (SP2) MSN Toolbar Pop-Up Stopper PopUpCop Yahoo! Toolbar Firefox Norton Internet Security/Firewall
More informationKodak Asset Management Software Client Module
Kodak Asset Management Software Client Module Status and asset settings... 1 Asset Status menu... 2 Asset Settings menu... 3 Handling message alerts... 7 Asset Management messages... 9 The Kodak Asset
More informationModule 3: Floyd, Digital Fundamental
Module 3: Lecturer : Yongsheng Gao Room : Tech - 3.25 Email : yongsheng.gao@griffith.edu.au Structure : 6 lectures 1 Tutorial Assessment: 1 Laboratory (5%) 1 Test (20%) Textbook : Floyd, Digital Fundamental
More informationInstalling S500 Power Monitor Software and LabVIEW Run-time Engine
EigenLight S500 Power Monitor Software Manual Software Installation... 1 Installing S500 Power Monitor Software and LabVIEW Run-time Engine... 1 Install Drivers for Windows XP... 4 Install VISA run-time...
More informationTutorial: Configuring GOOSE in MiCOM S1 Studio 1. Requirements
Tutorial: Configuring GOOSE in MiCOM S1 Studio 1. Requirements - Two (2) MiCOM Px4x IEDs with Version 2 implementation of IEC 61850 - Two (2) Cat 5E Ethernet cable - An Ethernet switch 10/100 Mbps - MiCOM
More information1. Tutorial Overview
RDz Web Services Tutorial 02 Web Services Abteilung Technische Informatik, Institut für Informatik, Universität Leipzig Abteilung Technische Informatik, Wilhelm Schickard Institut für Informatik, Universität
More informationEXPERIMENT 4. Parallel Adders, Subtractors, and Complementors
EXPERIMENT 4. Parallel Adders, Subtractors, and Complementors I. Introduction I.a. Objectives In this experiment, parallel adders, subtractors and complementors will be designed and investigated. In the
More informationChipScope Pro Tutorial
ChipScope Pro Tutorial Using an IBERT Core with ChipScope Pro Analyzer Xilinx is disclosing this user guide, manual, release note, and/or specification (the Documentation ) to you solely for use in the
More informationDesign Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:
Design Eample: ers er: a sequential circuit that repeats a specified sequence of output upon clock pulses. A,B,C,, Z. G, O, T, E, R, P, S,!.,,,,,,,7. 7,,,,,,,.,,,,,,,,,,,. Binary counter: follows the binary
More informationSystem update procedure for Kurio 7 (For build number above 110)
System update procedure for Kurio 7 (For build number above 110) IMPORTANT NOTE: Before starting the procedure, please check your current Android build number, that can be found as follows: exit the Kurio
More informationInstalling LearningBay Enterprise Part 2
Installing LearningBay Enterprise Part 2 Support Document Copyright 2012 Axiom. All Rights Reserved. Page 1 Please note that this document is one of three that details the process for installing LearningBay
More information3. Programming the STM32F4-Discovery
1 3. Programming the STM32F4-Discovery The programming environment including the settings for compiling and programming are described. 3.1. Hardware - The programming interface A program for a microcontroller
More informationChapter 7. Registers & Register Transfers. J.J. Shann. J. J. Shann
Chapter 7 Registers & Register Transfers J. J. Shann J.J. Shann Chapter Overview 7- Registers and Load Enable 7-2 Register Transfers 7-3 Register Transfer Operations 7-4 A Note for VHDL and Verilog Users
More informationPacket Tracer 3 Lab VLSM 2 Solution
Packet Tracer 3 Lab VLSM 2 Solution Objective Create a simulated network topology using Packet Tracer Design an IP addressing scheme using a Class B subnetwork address and VLSM Apply IP addresses to the
More informationQuartus II Software Design Series : Foundation. Digitale Signalverarbeitung mit FPGA. Digitale Signalverarbeitung mit FPGA (DSF) Quartus II 1
(DSF) Quartus II Stand: Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de Quartus II 1 Quartus II Software Design Series : Foundation 2007 Altera
More informationTo create a dynamic report that will show a history of IRA contributions organized by account -
The IRA Contribution History report is a dynamic report that will display a list of IRA accounts showing the contribution history (and amounts of each contribution) over a specified period of time. The
More informationEDK Concepts, Tools, and Techniques
EDK Concepts, Tools, and Techniques A Hands-On Guide to Effective Effective Embedded Embedded System Design System Design [optional] UG683 EDK 11 [optional] Xilinx is disclosing this user guide, manual,
More informationECE232: Hardware Organization and Design. Part 3: Verilog Tutorial. http://www.ecs.umass.edu/ece/ece232/ Basic Verilog
ECE232: Hardware Organization and Design Part 3: Verilog Tutorial http://www.ecs.umass.edu/ece/ece232/ Basic Verilog module ();
More informationExcel Tutorial. Bio 150B Excel Tutorial 1
Bio 15B Excel Tutorial 1 Excel Tutorial As part of your laboratory write-ups and reports during this semester you will be required to collect and present data in an appropriate format. To organize and
More informationDIGITAL COUNTERS. Q B Q A = 00 initially. Q B Q A = 01 after the first clock pulse.
DIGITAL COUNTERS http://www.tutorialspoint.com/computer_logical_organization/digital_counters.htm Copyright tutorialspoint.com Counter is a sequential circuit. A digital circuit which is used for a counting
More informationAn Introduction to MPLAB Integrated Development Environment
An Introduction to MPLAB Integrated Development Environment 2004 Microchip Technology Incorporated An introduction to MPLAB Integrated Development Environment Slide 1 This seminar is an introduction to
More informationIntroduction. Office of Web and New Media Missouri State University 901 S. National Ave. Springfield, MO 65897
Introduction Office of Web and New Media Missouri State University 901 S. National Ave. Springfield, MO 65897 http://www.missouristate.edu/web (417) 836-5271 About Web Press Web Press is the web content
More informationPCB Project (*.PrjPcb)
Project Essentials Summary The basis of every design captured in Altium Designer is the project. This application note outlines the different kinds of projects, techniques for working on projects and how
More informationHow to use AVR Studio for Assembler Programming
How to use AVR Studio for Assembler Programming Creating your first assembler AVR project Run the AVRStudio program by selecting Start\Programs\Atmel AVR Tools\AVR Studio. You should see a screen like
More informationACP ThinManager Tech Notes ThinManager and PXE Boot
ACP ThinManager Tech Notes ThinManager and PXE Boot Use the F1 button on any page of a ThinManager wizard to launch Help for that page. Visit www.thinmanager.com/technotes/ to download the manual, manual
More informationFirmware & Software update procedures Amicroe TouchTAB IV.
Firmware & Software update procedures Amicroe TouchTAB IV. Important note: The steps & procedures outlined below may be of assistance if you are experiencing difficulties with your Amicroe TouchTAB 9.7
More informationUsing Altera MAX Series as Microcontroller I/O Expanders
2014.09.22 Using Altera MAX Series as Microcontroller I/O Expanders AN-265 Subscribe Many microcontroller and microprocessor chips limit the available I/O ports and pins to conserve pin counts and reduce
More informationOperational Decision Manager Worklight Integration
Copyright IBM Corporation 2013 All rights reserved IBM Operational Decision Manager V8.5 Lab exercise Operational Decision Manager Worklight Integration Integrate dynamic business rules into a Worklight
More informationDeposit Direct. Getting Started Guide
Deposit Direct Getting Started Guide Table of Contents Before You Start... 3 Installing the Deposit Direct application for use with Microsoft Windows Vista... 4 Running Programs in Microsoft Windows Vista...
More informationLatticeXP2 Configuration Encryption and Security Usage Guide
April 2013 Introduction Technical Note TN1142 Unlike a volatile FPGA, which requires an external boot-prom to store configuration data, the LatticeXP2 devices are non-volatile and have on-chip configuration
More informationUsing Flow Control with the HEAD Recorder
03/15 Using with the HEAD Recorder The HEAD Recorder is a data acquisition software program that features an editable Flow Control function. This function allows complex program sequences to be predefined,
More information