Low Voltage, 1.15 V to 5.5 V, 4-Channel, Bidirectional Logic Level Translator ADG3304

Size: px
Start display at page:

Download "Low Voltage, 1.15 V to 5.5 V, 4-Channel, Bidirectional Logic Level Translator ADG3304"

Transcription

1 Low Voltage,.5 V to 5.5 V, -Channel, Bidirectional Logic Level Translator FETURES Bidirectional level translation Operates from.5 V to 5.5 V Low quiescent current < 5 µ No direction pin Qualified for automotive applications PPLICTIONS SPI, MICROWIRE level translation Low voltage SIC level translation Smart card readers Cell phones and cell phone cradles Portable communications devices Telecommunications equipment Network switches and routers Storage systems (SN/NS) Computing/server applications GPS Portable POS systems Low cost serial interfaces GERL DESCRIPTION The is a bidirectional logic level translator that contains four bidirectional channels. It can be used in multivoltage digital system applications, such as data transfer, between a low voltage digital signal processing controller and a higher voltage device using SPI and MICROWIRE interfaces. The internal architecture allows the device to perform bidirectional logic level translation without an additional signal to set the direction in which the translation takes place. The voltage applied to VCC sets the logic levels on the side of the device, while VCCY sets the levels on the Y side. For proper operation, VCC must always be less than VCCY. The VCC-compatible logic signals applied to the side of the device appear as VCCY-compatible levels on the Y side. Similarly, VCCY-compatible logic levels applied to the Y side of the device appear as VCCcompatible logic levels on the side. 3 FUNCTIONL BLOCK DIGRM Figure. The enable pin () provides three-state operation on both the side and the Y side pins. When the pin is pulled low, the terminals on both sides of the device are in the high impedance state. The pin is referred to the VCC supply voltage and driven high for normal operation. The is available in compact -lead TSSOP, -ball WLCSP, and -lead LFCSP. It is guaranteed to operate over the.5 V to 5.5 V supply voltage range. PRODUCT HIGHLIGHTS. Bidirectional level translation.. Fully guaranteed over the.5 V to 5.5 V supply range. 3. No direction pin.. vailable in -lead TSSOP, -ball WLCSP, and -lead LFCSP. Y Y Y3 Y - Rev. D Document Feedback Information furnished by nalog Devices is believed to be accurate and reliable. However, no responsibility is assumed by nalog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of nalog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9, Norwood, M -9, U.S.. Tel: nalog Devices, Inc. ll rights reserved. Technical Support

2 TBLE OF CONTTS Features... pplications... Functional Block Diagram... General Description... Product Highlights... Revision History... Specifications... 3 bsolute Maximum Ratings... ESD Caution... Pin Configurations and Function Descriptions... 7 Typical Performance Characteristics... Test Circuits... Theory of Operation... Level Translator rchitecture... Input Driving Requirements... Output Load Requirements... Enable Operation... Power Supplies... Data Rate... 7 pplications... Layout Guidelines... Outline Dimensions... 9 Ordering Guide... utomotive Products... Terminology... 5 REVISION HISTORY /3 Rev. C to Rev. D Changes to Figure 3 and Table... 7 / Rev. B to Rev. C Changes to Table... 3 Changes to Table... Changes to VCCY Description, Table 3 and Table... 7 Changes to Ordering Guide... dded utomotive Products Section... /5 Rev. to Rev. B Changes to Table... 3 Changes to Table... Changes to Figure 3 and Table... 7 Updated Outline Dimensions... 9 Changes to Ordering Guide... /5 Rev. to Rev. dded LFCSP Package... Universal /5 Revision : Initial Version Rev. D Page of

3 SPECIFICTIONS VCCY =.5 V to 5.5 V, VCC =.5 V to VCCY, = V, T = 5 C. ll specifications TMIN to TMX, unless otherwise noted. Table. B Version Parameter Symbol Test Conditions/Comments Min Typ Max Unit LOGIC INPUTS/OUTPUTS Side Input High Voltage VIH VCC =. V +. V/.5 V VCC. V VCC =. V ±.5 V VCC.7 V VCC =.5 V ±. V.7 V VCC = 3.3 V ±.3 V. V VCC = 5 V ±.5 V VCC.7 V Input Low Voltage VIL VCC =. V +. V/.5 V VCC.35 V VCC =. V ±.5 V VCC.35 V VCC =.5 V ±. V.7 V VCC = 3.3 V ±.3 V. V VCC = 5 V ±.5 V VCC.3 V Output High Voltage VOH VY = VCCY, IOH = µ, see Figure 9 VCC. V Output Low Voltage VOL VY = V, IOL = µ, see Figure 9. V Capacitance C f = MHz, =, see Figure 3 9 pf Leakage Current IL, Hi-Z V = V/VCC, =, see Figure 3 ± µ Y Side Input High Voltage VIHY VCCY =. V ±.5 V VCCY.7 V VCCY =.5 V ±. V.7 V VCCY = 3.3 V ±.3 V V VCCY = 5 V ±.5 V VCCY.7 V Input Low Voltage VILY VCCY =. V ±.5 V VCCY.35 V VCCY =.5 V ±. V.7 V VCCY = 3.3 V ±.3 V. V VCCY = 5 V ±.5 V VCCY.5 V Output High Voltage VOHY V = VCC, IOH = µ, see Figure 3 VCCY. V Output Low Voltage VOLY V = V, IOL = µ, see Figure 3. V Capacitance CY f = MHz, =, see Figure 35 pf Leakage Current ILY, Hi-Z VY = V/VCCY, =, see Figure 3 ± µ Enable () Input High Voltage VIH VCC =. V +. V/.5 V VCC. V VCC =. V ±.5 V VCC.7 V VCC =.5 V ±. V.7 V VCC = 3.3 V ±.3 V. V VCC = 5 V ±.5 V VCC.7 V Input Low Voltage VIL VCC =. V +. V/.5 V VCC.35 V VCC =. V ±.5 V VCC.35 V VCC =.5 V ±. V.7 V VCC = 3.3 V ±.3 V. V VCC = 5 V ±.5 V VCC.3 V Leakage Current IL V = V/VCC, V = V, see Figure 33 ± µ Capacitance C 3 pf Enable Time t RS = RT = 5 Ω, V = V/VCC ( Y), VY = V/VCCY (Y ), see Figure 3. µs Rev. D Page 3 of

4 B Version Parameter Symbol Test Conditions/Comments Min Typ Max Unit SWITCHING CHRCTERISTICS 3.3 V ±.3 V VCC VCCY, VCCY = 5 V ±.5 V Y Level Translation RS = RT = 5 Ω, CL = 5 pf, see Figure 37 Propagation Delay tp, Y ns Rise Time tr, Y 3.5 ns Fall Time tf, Y 3.5 ns Maximum Data Rate DMX, Y 5 Mbps Channel-to-Channel Skew tskew, Y ns Part-to-Part Skew tppskew, Y 3 ns Y Level Translation RS = RT = 5 Ω, CL = 5 pf, see Figure 3 Propagation Delay tp, Y 7 ns Rise Time tr, Y 3 ns Fall Time tf, Y 3 7 ns Maximum Data Rate DMX, Y 5 Mbps Channel-to-Channel Skew tskew, Y 3.5 ns Part-to-Part Skew tppskew, Y ns. V ±.5 V VCC VCCY, VCCY = 3.3 V ±.3 V Y Translation RS = RT = 5 Ω, CL = 5 pf, see Figure 37 Propagation Delay tp, Y ns Rise Time tr, Y 5 ns Fall Time tf, Y 5 ns Maximum Data Rate DMX, Y 5 Mbps Channel-to-Channel Skew tskew, Y ns Part-to-Part Skew tppskew, Y ns Y Translation RS = RT = 5 Ω, CL = 5 pf, see Figure 3 Propagation Delay tp, Y 5 ns Rise Time tr, Y 3.5 ns Fall Time tf, Y 3.5 ns Maximum Data Rate DMX, Y 5 Mbps Channel-to-Channel Skew tskew, Y 3 ns Part-to-Part Skew tppskew, Y 3 ns.5 V to.3 V VCC VCCY, VCCY = 3.3 V ±.3 V Y Translation RS = RT = 5 Ω, CL = 5 pf, see Figure 37 Propagation Delay tp, Y 9 ns Rise Time tr, Y 3 5 ns Fall Time tf, Y 5 ns Maximum Data Rate DMX, Y Mbps Channel-to-Channel Skew tskew, Y 5 ns Part-to-Part Skew tppskew, Y ns Y Translation RS = RT = 5 Ω, CL = 5 pf, see Figure 3 Propagation Delay tp, Y 5 9 ns Rise Time tr, Y ns Fall Time tf, Y ns Maximum Data Rate DMX, Y Mbps Channel-to-Channel Skew tskew, Y ns Part-to-Part Skew tppskew, Y ns Rev. D Page of

5 B Version Parameter Symbol Test Conditions/Comments Min Typ Max Unit.5 V to.3 V VCC VCCY, VCCY =. V ±.3 V Y Translation RS = RT = 5 Ω, CL = 5 pf, see Figure 37 Propagation Delay tp, Y 5 ns Rise Time tr, Y 7 ns Fall Time tf, Y 3 5 ns Maximum Data Rate DMX, Y 5 Mbps Channel-to-Channel Skew tskew, Y 5 ns Part-to-Part Skew tppskew, Y 5 ns Y Translation RS = RT = 5 Ω, CL = 5 pf, see Figure 3 Propagation Delay tp, Y 35 ns Rise Time tr, Y 5 ns Fall Time tf, Y.5.5 ns Maximum Data Rate DMX, Y 5 Mbps Channel-to-Channel Skew tskew, Y 3.5 ns Part-to-Part Skew tppskew, Y 3.5 ns.5 V ±. V VCC VCCY, VCCY = 3.3 V ±.3 V Y Translation RS = RT = 5 Ω, CL = 5 pf, see Figure 37 Propagation Delay tp, Y 7 ns Rise Time tr, Y.5 ns Fall Time tf, Y 5 ns Maximum Data Rate DMX, Y Mbps Channel-to-Channel Skew tskew, Y.5 ns Part-to-Part Skew tppskew, Y ns Y Translation RS = RT = 5 Ω, CL = 5 pf, see Figure 3 Propagation Delay tp, Y 5 ns Rise Time tr, Y ns Fall Time tf, Y 3 5 ns Maximum Data Rate DMX, Y Mbps Channel-to-Channel Skew tskew, Y 3 ns Part-to-Part Skew tppskew, Y 3 ns POWER REQUIREMTS Power Supply Voltages VCC VCC VCCY V VCCY V Quiescent Power Supply Current ICC V = V/VCC, VY = V/VCCY,.7 5 µ VCC = VCCY = 5.5 V, = ICCY V = V/VCC, VY = V/VCCY,.7 5 µ VCC = VCCY = 5.5 V, = Three-State Mode Power Supply Current IHi-Z, VCC = VCCY = 5.5 V, =. 5 µ IHi-Z, Y VCC = VCCY = 5.5 V, =. 5 µ T for typical specifications is 5 C. Guaranteed by design, not production tested. Rev. D Page 5 of

6 BSOLUTE MXIMUM RTINGS T = 5 C, unless otherwise noted. Table. Parameter Rating VCC to.3 V to +7 V VCCY to VCC to +7 V Digital Inputs ().3 V to (VCC +.3 V) Digital Inputs (Y).3 V to (VCCY +.3 V) to.3 V to +7 V Operating Temperature Range C to +5 C Storage Temperature Range 5 C to +5 C Junction Temperature 5 C θj Thermal Impedance (-Layer Board) -Lead TSSOP 9. C/W -Ball WLCSP C/W -Lead LFCSP 3. C/W Lead Temperature, Soldering s per JEDEC J-STD- Stresses above those listed under bsolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating can be applied at any one time. ESD CUTION Rev. D Page of

7 NC NC 9 NC Y PIN CONFIGURTIONS ND FUNCTION DESCRIPTIONS BLL INDICTOR NC 3 NC TOP VIEW (Not to Scale) NC = NO CONNECT 3 Figure. -Lead TSSOP Pin Configuration 9 Y Y Y3 Y NC - B C D 3 Y Y Y3 Y 3 TOP VIEW (BLLS T THE BOTTOM) Not to Scale Figure 3. -Ball WLCSP Pin Configuration -3 NC 3 3 NC 5 PIN INDICTOR TOP VIEW (Not to Scale) 5 NC Y 3 Y3 Y NC NC = NO CONNECT NOTES. THE EXPOSED PDDLE CN BE TIED TO OR LEFT FLOTING. DO NOT TIE IT TO or. Figure. -Lead LFCSP_VQ Pin Configuration -57 Table 3. -Lead TSSOP and -lead LFCSP Pin Function Descriptions Pin No. TSSOP LFCSP Mnemonic Description 9 VCC Power Supply Voltage Input for the to I/O Pins (.5 V VCC VCCY). Input/Output. Referenced to VCC. 3 Input/Output. Referenced to VCC. 3 3 Input/Output 3. Referenced to VCC. 5 Input/Output. Referenced to VCC., 9, 5,, 7,,, 5, NC No Connect. 7 Ground. 9 ctive High Enable Input. Y Input/Output Y. Referenced to VCCY. 3 Y3 Input/Output Y3. Referenced to VCCY. Y Input/Output Y. Referenced to VCCY. 3 7 Y Input/Output Y. Referenced to VCCY. VCCY Power Supply Voltage Input for the Y to Y I/O Pins (.5 V VCCY 5.5 V). Table. -Ball WLCSP Pin Function Descriptions Bump No. Mnemonic Description Y Input/Output Y. Referenced to VCCY. B Y Input/Output Y. Referenced to VCCY. C Y3 Input/Output Y3. Referenced to VCCY. D Y Input/Output Y. Referenced to VCCY. VCCY Power Supply Voltage Input for the Y to Y I/O Pins (.5 V VCCY 5.5 V). B VCC Power Supply Voltage Input for the to I/O Pins (.5 V VCC VCCY). C ctive High Enable Input. D Ground. 3 Input/Output. Referenced to VCC. B3 Input/Output. Referenced to VCC. C3 3 Input/Output 3. Referenced to VCC. D3 Input/Output. Referenced to VCC. Rev. D Page 7 of

8 TYPICL PERFORMNCE CHRCTERISTICS I CC (m) C L = 5pF = 3.3V, = 5V =.V, = 3.3V I CCY (m) C L = 5pF = 3.3V, = 5V.. =.V, =.V DT RTE (Mbps) -.5 =.V, =.V DT RTE (Mbps) =.V, = 3.3V -7 Figure 5. ICC vs. Data Rate ( Y Level Translation) Figure. ICCY vs. Data Rate (Y Level Translation) I CCY (m) C L = 5pF = 3.3V, = 5V =.V, = 3.3V =.V, =.V DT RTE (Mbps) -5 I CCY (m) =.V =.V Mbps Mbps 5Mbps Mbps CPCITIVE LOD (pf) - Figure. ICCY vs. Data Rate ( Y Level Translation) Figure 9. ICCY vs. Capacitive Load at Pin Y for Y (. V. V) Level Translation C L = 5pF = 3.3V, = 5V =.V =.V I CC (m) DT RTE (Mbps) =.V, = 3.3V =.V, =.V - I CC (m) Mbps Mbps 5Mbps Mbps CPCITIVE LOD (pf) -3 Figure 7. ICC vs. Data Rate (Y Level Translation) Figure. ICC vs. Capacitive Load at Pin for Y (. V. V) Level Translation Rev. D Page of

9 9 7 =.V = 3.3V 5Mbps 7 5 = 3.3V = 5V 5Mbps I CCY (m) 5 3Mbps 3 Mbps Mbps 5Mbps CPCITIVE LOD (pf) 5- I CC (m) 3Mbps 3 Mbps Mbps 5Mbps CPCITIVE LOD (pf) - Figure. ICCY vs. Capacitive Load at Pin Y for Y (. V 3.3 V) Level Translation Figure. ICC vs. Capacitive Load at Pin for Y (5 V 3.3 V) Level Translation =.V = 3.3V 9 DT RTE = 5kbps =.V, =.V I CC (m) Mbps CPCITIVE LOD (pf) 5Mbps 3Mbps Mbps Mbps Figure. ICC vs. Capacitive Load at Pin for Y (3.3 V. V) Level Translation -7 RISE TIME (ns) =.V, = 3.3V = 3.3V, = 5V CPCITIVE LOD (pf) Figure 5. Rise Time vs. Capacitive Load at Pin Y ( Y Level Translation) -3 = 3.3V = 5V 5Mbps DT RTE = 5kbps =.V, =.V I CCY (m) 3Mbps Mbps Mbps FLL TIME (ns) =.V, = 3.3V = 3.3V, = 5V 5Mbps CPCITIVE LOD (pf) CPCITIVE LOD (pf) - Figure 3. ICCY vs. Capacitive Load at Pin Y for Y (3.3 V 5 V) Level Translation Figure. Fall Time vs. Capacitive Load at Pin Y ( Y Level Translation) Rev. D Page 9 of

10 RISE TIME (ns) DT RTE = 5kbps =.V, =.V CPCITIVE LOD (pf) =.V, = 3.3V = 3.3V, = 5V -5 PROPGTION DELY (ns) DT RTE = 5kbps T = 5 C CPCITIVE LOD (pf) =.V, =.V =.V, = 3.3V = 3.3V, = 5V - Figure 7. Rise Time vs. Capacitive Load at Pin (Y Level Translation) Figure. Propagation Delay (tphl) vs. Capacitive Load at Pin Y ( Y Level Translation). 3.5 DT RTE = 5kbps 9 DT RTE = 5kbps FLL TIME (ns) =.V, =.V =.V, = 3.3V = 3.3V, = 5V PROPGTION DELY (ns) =.V, = 3.3V =.V, =.V.5 = 3.3V, = 5V CPCITIVE LOD (pf) CPCITIVE LOD (pf) -9 Figure. Fall Time vs. Capacitive Load at Pin (Y Level Translation) Figure. Propagation Delay (tplh) vs. Capacitive Load at Pin (Y Level Translation) PROPGTION DELY (ns) DT RTE = 5kbps =.V, = 3.3V =.V, =.V = 3.3V, = 5V PROPGTION DELY (ns) DT RTE = 5kbps =.V, = 3.3V =.V, =.V = 3.3V, = 5V CPCITIVE LOD (pf) CPCITIVE LOD (pf) -3 Figure 9. Propagation Delay (tplh) vs. Capacitive Load at Pin Y ( Y Level Translation) Figure. Propagation Delay (tphl) vs. Capacitive Load at Pin (Y Level Translation) Rev. D Page of

11 DT RTE = 5Mbps C L = 5pF DT RTE = 5Mbps C L = 5pF mv/div 5ns/DIV -37 mv/div 3ns/DIV - Figure 3. Eye Diagram at Y Output (. V to. V Level Translation, 5 Mbps) Figure. Eye Diagram at Output (3.3 V to. V Level Translation, 5 Mbps) DT RTE = 5Mbps C L = 5pF DT RTE = 5Mbps CL = 5pF mv/div 5ns/DIV -3 V/DIV 3ns/DIV - Figure. Eye Diagram at Output (. V to. V Level Translation, 5 Mbps) Figure 7. Eye Diagram at Y Output (3.3 V to 5 V Level Translation, 5 Mbps) DT RTE = 5Mbps C L = 5pF DT RTE = 5Mbps C L = 5pF 5mV/DIV 3ns/DIV -39 mv/div 3ns/DIV - Figure 5. Eye Diagram at Y Output (. V to 3.3 V Level Translation, 5 Mbps) Figure. Eye Diagram at Output (5 V to 3.3 V Level Translation, 5 Mbps) Rev. D Page of

12 TEST CIRCUITS.µF.µF Y K.µF.µF K Y K I OH I OL -3 - Figure 9. VOH/VOL Voltages at Pin Figure 3. Three-State Leakage Current at Pin Y.µF.µF K Y.µF.µF K Y I OH I OL K - Figure 3. VOH/VOL Voltages at Pin Y.µF.µF K Y -5-7 Figure 33. Pin Leakage Current CPCITNCE METER Y - Figure 3. Three-State Leakage Current at Pin Figure 3. Capacitance at Pin Rev. D Page of

13 Y Y Figure 35. Capacitance at Pin Y CPCITNCE METER -9 Y DIRECTION. F + F. F + F M SIGNL SOURCE K V Y 5pF V Y K M R S Z = 5 V 5 RT 5 Y DIRECTION. F + F. F + F M SIGNL SOURCE K M V 5pF V Y K R S Z = 5 V 5 RT 5 V V /V Y 9% V Y /V t V / V / V V V /V Y t V / V Y /V % NOTES. t IS WHICHEVER IS LRGER BETWE t ND t IN BOTH Y ND Y DIRECTIONS. Figure 3. Enable Time V / V -5 Rev. D Page 3 of

14 Y Y SIGNL SOURCE +.µf µf +.µf µf +.µf µf +.µf µf SIGNL SOURCE R S Z = 5Ω V V Y V V Y Z = 5Ω R S 5Ω R T 5Ω 5pF 5pF R T 5Ω 5Ω V V Y 5% 5% 9% 5% % V Y t P, Y t F, Y t P, Y t R, Y Figure 37. Switching Characteristics ( Y Level Translation) -5 9% 5% % V t P,Y t F,Y t P,Y t R,Y Figure 3. Switching Characteristics (Y Level Translation) -5 Rev. D Page of

15 TERMINOLOGY VIH Logic input high voltage at Pin to Pin. VIL Logic input low voltage at Pin to Pin. VOH Logic output high voltage at Pin to Pin. VOL Logic output low voltage at Pin to Pin. C Capacitance measured at Pin to Pin ( = ). IL, Hi-Z Leakage current at Pin to Pin when = (high impedance state at Pin to Pin ). VIHY Logic input high voltage at Pin Y to Pin Y. VILY Logic input low voltage at Pin Y to Pin Y. VOHY Logic output high voltage at Pin Y to Pin Y. VOLY Logic output low voltage at Pin Y to Pin Y. CY Capacitance measured at Pin Y to Pin Y ( = ). ILY, Hi-Z Leakage current at Pin Y to Pin Y when = (high impedance state at Pin Y to Pin Y). VIH Logic input high voltage at the pin. VIL Logic input low voltage at the pin. C Capacitance measured at pin. IL Enable () pin leakage current. t Three-state enable time for Pin to Pin and Pin Y to Pin Y. tp, Y Propagation delay when translating logic levels in the Y direction. tr, Y Rise time when translating logic levels in the Y direction. TF, Y Fall time when translating logic levels in the Y direction. DMX, Y Guaranteed data rate when translating logic levels in the Y direction under the driving and loading conditions specified in Table. TSKEW, Y Difference between propagation delays on any two channels when translating logic levels in the Y direction. tppskew, Y Difference in propagation delay between any one channel and the same channel on a different part (under same driving/ loading conditions) when translating in the Y direction. tp, Y Propagation delay when translating logic levels in the Y direction. tr, Y Rise time when translating logic levels in the Y direction. tf, Y Fall time when translating logic levels in the Y direction. DMX, Y Guaranteed data rate when translating logic levels in the Y direction under the driving and loading conditions specified in Table. tskew, Y Difference between propagation delays on any two channels when translating logic levels in the Y direction. tppskew, Y Difference in propagation delay between any one channel and the same channel on a different part (under the same driving/ loading conditions) when translating in the Y direction. VCC VCC supply voltage. VCCY VCCY supply voltage. ICC VCC supply current. ICCY VCCY supply current. IHi-Z, VCC supply current during three-state mode ( = ). IHi-Z, Y VCCY supply current during three-state mode ( = ). Rev. D Page 5 of

16 THEORY OF OPERTION The level translator allows the level shifting necessary for data transfer in a system where multiple supply voltages are used. The device requires two supplies, VCC and VCCY (VCC VCCY). These supplies set the logic levels on each side of the device. When driving the pins, the device translates the VCC-compatible logic levels to VCCY-compatible logic levels available at the Y pins. Similarly, because the device is capable of bidirectional translation, when driving the Y pins, the VCCYcompatible logic levels are translated to VCC-compatible logic levels available at the pins. When =, Pin to Pin and Pin Y to Pin Y are three-stated. When is driven high, the goes into normal operation mode and performs level translation. LEVEL TRNSLTOR RCHITECTURE The consists of four bidirectional channels. Each channel can translate logic levels in either the Y or the Y direction. It uses a one-shot accelerator architecture, which ensures excellent switching characteristics. Figure 39 shows a simplified block diagram of a bidirectional channel. T T kω U kω P ONE-SHOT GERTOR N U U U3 Figure 39. Simplified Block Diagram of an Channel The logic level translation in the Y direction is performed using a level translator (U) and an inverter (U), while the translation in the Y direction is performed using Inverter U3 and Inverter U. The one-shot generator detects a rising or falling edge present on either the side or the Y side of the channel. It sends a short pulse that turns on the PMOS transistors (T to T) for a rising edge, or the NMOS transistors (T3 to T) for a falling edge. This charges/discharges the capacitive load faster, which results in faster rise and fall times. T T3 Y -53 INPUT DRIVING REQUIREMTS To ensure correct operation of the, the circuit that drives the input of the channels should have an output impedance of less than or equal to 5 Ω and a minimum peak current driving capability of 3 m. OUTPUT LOD REQUIREMTS The level translator is designed to drive CMOScompatible loads. If current-driving capability is required, it is recommended to use buffers between the outputs and the load. BLE OPERTION The provides three-state operation at the and Y I/O pins by using the enable pin (), as shown in Table 5. Table 5. Truth Table Y I/O Pins I/O Pins Hi-Z Hi-Z Normal operation Normal operation High impedance state. In normal operation, the performs level translation. While =, the enters into three-state mode. In this mode, the current consumption from both the VCC and VCCY supplies is reduced, allowing the user to save power, which is critical, especially on battery-operated systems. The input pin can be driven with either VCC-compatible or VCCY-compatible logic levels. POWER SUPPLIES For proper operation of the, the voltage applied to the VCC must be less than or equal to the voltage applied to VCCY. To meet this condition, the recommended power-up sequence is VCCY first and then VCC. The operates properly only after both supply voltages reach their nominal values. It is not recommended to use the part in a system where, during power-up, VCC can be greater than VCCY due to a significant increase in the current taken from the VCC supply. For optimum performance, the VCC pin and VCCY pin should be decoupled to as close as possible to the device. The inputs of the unused channels ( or Y) should be tied to their corresponding VCC rail (VCC or VCCY) or to. Rev. D Page of

17 DT RTE The maximum data rate at which the device is guaranteed to operate is a function of the VCC and VCCY supply voltage combination and the load capacitance. It is given by the maximum frequency of a square wave that can be applied to the device, which meets the VOH and VOL levels at the output and does not exceed the maximum junction temperature (see the bsolute Maximum Ratings section). Table shows the guaranteed data rates at which the can operate in both directions ( Y or Y level translation) for various VCC and VCCY supply combinations. Table. Guaranteed Data Rate (Mbps). V.5 V 3.3 V 5 V VCC (.5 V to.95 V) (.3 V to.7 V) (3. V to 3. V) (.5 V to 5.5 V). V (.5 V to.3 V) 5 3. V (.5 V to.95 V) V (.3 V to.7 V) V (3. V to 3. V) V (.5 V to 5.5 V) The load capacitance used is 5 pf when translating in the Y direction and 5 pf when translating in the Y direction. VCCY Rev. D Page 7 of

18 PPLICTIONS The is designed for digital circuits that operate at different supply voltages; therefore, logic level translation is required. The lower voltage logic signals are connected to the pins, and the higher voltage logic signals are connected to the Y pins. The can provide level translation in both directions from Y or Y on all four channels, eliminating the need for a level translator IC for each direction. The internal architecture allows the to perform bidirectional level translation without an additional signal to set the direction in which the translation is made. It also allows simultaneous data flow in both directions on the same part, for example, when two channels translate in Y direction while the other two translate in Y direction. This simplifies the design by eliminating the timing requirements for the direction signal and reducing the number of ICs used for level translation. Figure shows an application where two microprocessors operating at. V and 3.3 V, respectively, can transfer data simultaneously using two full-duplex serial links, TX/RX and TX/RX. nf nf MICROPROCESSOR/ MICROCONTROLLER/ DSP.V 3.3V I/O L Y I/O H I/O L Y I/O H I/O L3 I/O L CS nf nf 3 Y3 Y Y Y 3 Y3 Y nf nf I/O H3 I/O H I/O H I/O H I/O H3 I/O H Figure.. V to 3.3 V Level Translation Circuit Using the Three-State Feature PERIPHERL DEVICE 3.3V PERIPHERL DEVICE -55 MICROPROCESSOR/ MICROCONTROLLER/ DSP.V 3.3V TX Y RX RX TX RX 3 Y Y3 Y TX MICROPROCESSOR/ MICROCONTROLLER/ DSP RX TX Figure.. V to 3.3 V Level Translation Circuit on Two Full-Duplex Serial Links When the application requires level translation between a microprocessor and multiple peripheral devices, the I/O pins can be three-stated by setting =. This feature allows the to share the data buses with other devices without causing contention issues. Figure shows an application where a. V microprocessor is connected to a 3.3 V peripheral device using the three-state feature. -5 LYOUT GUIDELINES s with any high speed digital IC, the printed circuit board layout is important for the overall performance of the circuit. Care should be taken to ensure proper power supply bypass and return paths for the high speed signals. Each VCC pin (VCC and VCCY) should be bypassed using low effective series resistance (ESR) and effective series inductance (ESI) capacitors placed as close as possible to the VCC pin and the VCCY pin. The parasitic inductance of the high speed signal track may cause significant overshoot. This effect can be reduced by keeping the length of the tracks as short as possible. solid copper plane for the return path () is also recommended. Rev. D Page of

19 OUTLINE DIMSIONS BSC 7 PIN BSC COPLNRITY.9.. MX SETING PLNE..9 COMPLINT TO JEDEC STNDRDS MO-53-B- Figure. -Lead Thin Shrink Small Outline Package [TSSOP] (RU-) Dimensions shown in millimeters BOTTOM VIEW (BLL SIDE UP) 3 BLL IDTIFIER REF B C TOP VIEW (BLL SIDE DOWN) D VIEW BSC COPLNRITY D. REF SETING PLNE Figure 3. -Ball Wafer Level Chip Scale Package [WLCSP] (CB--) Dimensions shown in millimeters 9--- Rev. D Page 9 of

20 ORDERING GUIDE PIN INDICTOR..5. SETING PLNE.. SQ 3.9 TOP VIEW MX. MX.5 TYP BCS SQ. MX.5 BSC MX. NOM COPLNRITY.. REF. MX COMPLINT TOJEDEC STNDRDS MO--VGGD- 5 EXPOSED PD 5 BOTTOM VIEW PIN INDICTOR.5. SQ.95.5 MIN FOR PROPER CONNECTION OF THE EXPOSED PD, REFER TO THE PIN CONFIGURTION ND FUNCTION DESCRIPTIONS SECTION OF THIS DT SHEET. Figure. -Lead Lead Frame Chip Scale Package [LFCSP_VQ] mm mm Body, Very Thin Quad (CP--) Dimensions shown in millimeters Model, Temperature Range Package Description Branding 3 Option Package BRUZ C to +5 C -Lead Thin Shrink Small Outline Package [TSSOP] RU- BRUZ-REEL C to +5 C -Lead Thin Shrink Small Outline Package [TSSOP] RU- BRUZ-REEL7 C to +5 C -Lead Thin Shrink Small Outline Package [TSSOP] RU- BCPZ-REEL C to +5 C -Lead Lead Frame Chip Scale Package [LFCSP_VQ] CP-- BCPZ-REEL7 C to +5 C -Lead Lead Frame Chip Scale Package [LFCSP_VQ] CP-- BCBZ-REEL C to +5 C -Ball Wafer Level Chip Scale Package [WLCSP] SDC CB-- BCBZ-REEL7 C to +5 C -Ball Wafer Level Chip Scale Package [WLCSP] SDC CB-- WBRUZ-REEL C to +5 C -Lead Thin Shrink Small Outline Package [TSSOP] RU- Z = RoHS Compliant Part. W = Qualified for utomotive pplications. 3 Branding on these packages is limited to three characters due to space constraints. -9--B UTOMOTIVE PRODUCTS The W model is available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that this automotive model may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local nalog Devices account representative for specific product ordering information and to obtain the specific utomotive Reliability reports for these models. 5 3 nalog Devices, Inc. ll rights reserved. Trademarks and registered trademarks are the property of their respective owners. D--/3(D) Rev. D Page of

Low Voltage 1.15 V to 5.5 V, 8-Channel Bidirectional Logic Level Translator ADG3300

Low Voltage 1.15 V to 5.5 V, 8-Channel Bidirectional Logic Level Translator ADG3300 Low Voltage.5 V to 5.5 V, 8-Channel Bidirectional Logic Level Translator ADG33 FEATURES Bidirectional level translation Operates from.5 V to 5.5 V Low quiescent current < µa No direction pin FUNCTIONAL

More information

High Speed Industrial CAN Transceiver with Bus Protection for 24 V Systems ADM3051

High Speed Industrial CAN Transceiver with Bus Protection for 24 V Systems ADM3051 Data Sheet High Speed Industrial CAN Transceiver with Bus Protection for 24 V Systems FEATURES Physical layer CAN transceiver 5 V operation on VCC Complies with ISO 11898 standard High speed data rates

More information

0.58 Ω CMOS, 1.8 V to 5.5 V, Quad SPDT/2:1 Mux in Mini LFCSP ADG858

0.58 Ω CMOS, 1.8 V to 5.5 V, Quad SPDT/2:1 Mux in Mini LFCSP ADG858 .58 Ω CMOS, 1.8 V to 5.5 V, Quad SPT/2:1 Mux in Mini LFCSP AG858 FEATURES.58 Ω typical on resistance.82 Ω maximum on resistance at 85 C 1.8 V to 5.5 V single supply High current carrying capability: 25

More information

Rail-to-Rail, Fast, Low Power 2.5 V to 5.5 V, Single-Supply TTL/CMOS Comparator ADCMP609

Rail-to-Rail, Fast, Low Power 2.5 V to 5.5 V, Single-Supply TTL/CMOS Comparator ADCMP609 Data Sheet Rail-to-Rail, Fast, Low Power 2.5 V to 5.5 V, Single-Supply TTL/CMOS Comparator FEATURES Fully specified rail-to-rail at VCC = 2.5 V to 5.5 V Input common-mode voltage from.2 V to VCC +.2 V

More information

1.5 Ω On Resistance, ±15 V/12 V/±5 V, icmos, Dual SPDT Switch ADG1436

1.5 Ω On Resistance, ±15 V/12 V/±5 V, icmos, Dual SPDT Switch ADG1436 .5 Ω On Resistance, ±5 V/2 V/±5 V, icmos, Dual SPDT Switch ADG436 FEATURES.5 Ω on resistance.3 Ω on-resistance flatness. Ω on-resistance match between channels Continuous current per channel LFCSP package:

More information

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET DATASHEET 1 TO 4 CLOCK BUFFER ICS551 Description The ICS551 is a low cost, high-speed single input to four output clock buffer. Part of IDT s ClockBlocks TM family, this is our lowest cost, small clock

More information

+1.0V Micropower SOT23 Comparators

+1.0V Micropower SOT23 Comparators 19-1808; Rev 1; 1/07 +1.0V Micropower SOT23 Comparators General Description The micropower comparators are optimized for single-cell systems, and are fully specified for operation from a single supply

More information

3.3 VOLT ZERO DELAY, LOW SKEW BUFFER ICS Description. Features. Block Diagram DATASHEET

3.3 VOLT ZERO DELAY, LOW SKEW BUFFER ICS Description. Features. Block Diagram DATASHEET DATASHEET 3.3 VOLT ZERO DELAY, LOW SKEW BUFFER ICS671-03 Description The ICS671-03 is a low phase noise, high speed PLL based, 8 output, low skew zero delay buffer. Based on IDT s proprietary low jitter

More information

1 pc Charge Injection, 100 pa Leakage CMOS 5 V/5 V/3 V 4-Channel Multiplexer ADG604

1 pc Charge Injection, 100 pa Leakage CMOS 5 V/5 V/3 V 4-Channel Multiplexer ADG604 a FEATURES 1 pc Charge Injection (Over the Full Signal Range) 2.7 V to 5.5 V ual Supply 2.7 V to 5.5 ingle Supply Automotive Temperature Range: 4 C to +125 C 1 pa Max @ 25 C Leakage Currents 85 Typ On

More information

PI3USB102. USB 2.0 High-Speed (480 Mbps) Signal Switch Targeted for Battery Powered Applications. Features. Description. Application.

PI3USB102. USB 2.0 High-Speed (480 Mbps) Signal Switch Targeted for Battery Powered Applications. Features. Description. Application. Features USB 2.0 compliant (high speed and full speed) R ON is 4.0Ω typical @ V DD = 3.0V Low bit-to-bit skew Low Crosstalk: 33dB @ 480 Mbps Off Isolation: 40dB @ 480 Mbps Near-Zero propagation delay:

More information

0.5 Ω, CMOS, 1.8 V to 5.5 V, 2:1 Mux/SPDT Switch ADG819

0.5 Ω, CMOS, 1.8 V to 5.5 V, 2:1 Mux/SPDT Switch ADG819 ata Sheet 0.5 Ω, CMOS,.8 V to 5.5 V, 2: Mux/SPT Switch AG89 FEATURES Low on resistance: 0.8 Ω maximum at 25 C 0.25 Ω maximum on resistance flatness.8 V to 5.5 V single supply 200 ma current carrying capability

More information

ICS NETWORKING CLOCK SYNTHESIZER AND ZERO DELAY BUFFER. Features. Description. Block Diagram DATASHEET

ICS NETWORKING CLOCK SYNTHESIZER AND ZERO DELAY BUFFER. Features. Description. Block Diagram DATASHEET DATASHEET ICS680-01 Description The ICS680-01 generates four high-frequency clock outputs and a reference from a 25 MHz crystal or clock input. The device includes a low-skew, single input to four output

More information

LTC4555 SIM Power Supply and Level Translator FEATURES DESCRIPTION APPLICATIONS TYPICAL APPLICATION

LTC4555 SIM Power Supply and Level Translator FEATURES DESCRIPTION APPLICATIONS TYPICAL APPLICATION SIM Power Supply and Level Translator FEATURES n SIM Power Supply: 1.8V/3V at 50mA n Input Voltage Range: 3V to 6V n Controller Voltage Range: 1.2V to 4.4V n 14kV ESD On All SIM Contact Pins n Meets All

More information

Quad 7 ns Single Supply Comparator AD8564

Quad 7 ns Single Supply Comparator AD8564 Quad 7 ns Single Supply Comparator AD8564 FEATURES 5 V single-supply operation 7 ns propagation delay Low power Separate input and output sections TTL/CMOS logic-compatible outputs Wide output swing TSSOP,

More information

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET DATASHEET ICS670-03 Description The ICS670-03 is a high speed, low phase noise, Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. It is identical

More information

ICS650-44 SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

ICS650-44 SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET DATASHEET ICS650-44 Description The ICS650-44 is a spread spectrum clock synthesizer intended for video projector and digital TV applications. It generates three copies of an EMI optimized 50 MHz clock

More information

ICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

ICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET DATASHEET ICS571 Description The ICS571 is a high speed, high output drive, low phase noise Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques.

More information

Supertex inc. MD1820. High Speed, Four Channel MOSFET Driver with Non-Inverting Outputs. Features

Supertex inc. MD1820. High Speed, Four Channel MOSFET Driver with Non-Inverting Outputs. Features inc. High Speed, Four Channel MOSFET Driver with Non-Inverting Outputs Features Non-inverting, four channel MOSFET driver.0ns rise and fall time 2.0A peak output source/sink current 1. to 5.0V input CMOS

More information

CMOS Switched-Capacitor Voltage Converters ADM660/ADM8660

CMOS Switched-Capacitor Voltage Converters ADM660/ADM8660 CMOS Switched-Capacitor Voltage Converters ADM66/ADM866 FEATURES ADM66: Inverts or Doubles Input Supply Voltage ADM866: Inverts Input Supply Voltage ma Output Current Shutdown Function (ADM866) 2.2 F or

More information

Description. For Fairchild s definition of Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html.

Description. For Fairchild s definition of Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html. FSA2357 Low R ON 3:1 Analog Switch Features 10µA Maximum I CCT Current Over an Expanded Control Voltage Range: V IN=2.6V, V CC=4.5V On Capacitance (C ON): 70pF Typical 0.55Ω Typical On Resistance (R ON)

More information

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features DATASHEET ICS280 Description The ICS280 field programmable spread spectrum clock synthesizer generates up to four high-quality, high-frequency clock outputs including multiple reference clocks from a low-frequency

More information

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function. Rev. 02 3 September 2007 Product data sheet 1. General description The provides a 3-input EXCLUSIVE-OR function. The input can be driven from either 3.3 or 5 V devices. This feature allows the use of these

More information

SN28838 PAL-COLOR SUBCARRIER GENERATOR

SN28838 PAL-COLOR SUBCARRIER GENERATOR Solid-State Reliability Surface-Mount Package NS PACKAE (TOP VIEW) description The SN28838 is a monolithic integrated circuit designed to interface with the SN28837 PALtiming generator in order to generate

More information

IDT54/74FCT245T/AT/CT/DT

IDT54/74FCT245T/AT/CT/DT IDT54/4FCT45T/T/CT/DT FST CMOS OCTL BIDIRECTIONL TRNSCEIVER FST CMOS OCTL BIDIRECTIONL TRNSCEIVER IDT54/4FCT45T/T/CT/DT FETURES: Low input and output leakage µ (max.) Extended commercial range of 40 C

More information

Supertex inc. High Speed Quad MOSFET Driver MD1810. Features. General Description. Applications. Typical Application Circuit

Supertex inc. High Speed Quad MOSFET Driver MD1810. Features. General Description. Applications. Typical Application Circuit inc. High Speed Quad MOSFET Driver Features 6.0ns rise and fall time with 1000pF load 2.0A peak output source/sink current 1.8 to 5.0V input CMOS compatible 5.0 to 12V total supply voltage Smart logic

More information

PS323. Precision, Single-Supply SPST Analog Switch. Features. Description. Block Diagram, Pin Configuration, and Truth Table. Applications PS323 PS323

PS323. Precision, Single-Supply SPST Analog Switch. Features. Description. Block Diagram, Pin Configuration, and Truth Table. Applications PS323 PS323 Features ÎÎLow On-Resistance (33-ohm typ.) Minimizes Distortion and Error Voltages ÎÎLow Glitching Reduces Step Errors in Sample-and-Holds. Charge Injection, 2pC typ. ÎÎSingle-Supply Operation (+2.5V to

More information

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS GEN1 ICS Features

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS GEN1 ICS Features DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS GEN1 ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) input pairs

More information

QUADRACLOCK QUADRATURE DELAY BUFFER. Features

QUADRACLOCK QUADRATURE DELAY BUFFER. Features DATASHEET ICS672-01/02 Description The ICS672-01/02 are zero delay buffers that generate four output clocks whose phases are spaced at 90 intervals. Based on IDT s proprietary low jitter Phase-Locked Loop

More information

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook. 1997 Jun 30

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook. 1997 Jun 30 INTEGRATED CIRCUITS IC24 Data Handbook 1997 Jun 30 FEATURES Wide supply voltage range of 1.2 V to 3.6 V In accordance with JEDEC standard no. 8-1A Inputs accept voltages up to 5.5 V CMOS low power consumption

More information

SN54HC157, SN74HC157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SN54HC157, SN74HC157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS SNHC, SNHC QUADRUPLE 2-LINE TO -LINE DATA SELECTORS/MULTIPLEXERS SCLSB DECEMBER 982 REVISED MAY 99 Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers

More information

Photolink- Fiber Optic Receiver PLR135/T1

Photolink- Fiber Optic Receiver PLR135/T1 Features High PD sensitivity optimized for red light Data : NRZ signal Low power consumption for extended battery life Built-in threshold control for improved noise Margin The product itself will remain

More information

SPREAD SPECTRUM CLOCK GENERATOR. Features

SPREAD SPECTRUM CLOCK GENERATOR. Features DATASHEET ICS7152 Description The ICS7152-01, -02, -11, and -12 are clock generators for EMI (Electro Magnetic Interference) reduction (see below for frequency ranges and multiplier ratios). Spectral peaks

More information

V CC TOP VIEW. f SSO = 20MHz to 134MHz (DITHERED)

V CC TOP VIEW. f SSO = 20MHz to 134MHz (DITHERED) 19-013; Rev 1; 10/11 0MHz to 13MHz Spread-Spectrum General Description The is a spread-spectrum clock modulator IC that reduces EMI in high clock-frequency-based, digital electronic equipment. Using an

More information

Features. Modulation Frequency (khz) VDD. PLL Clock Synthesizer with Spread Spectrum Circuitry GND

Features. Modulation Frequency (khz) VDD. PLL Clock Synthesizer with Spread Spectrum Circuitry GND DATASHEET IDT5P50901/2/3/4 Description The IDT5P50901/2/3/4 is a family of 1.8V low power, spread spectrum clock generators capable of reducing EMI radiation from an input clock. Spread spectrum technique

More information

Spread Aware, Eight Output Zero Delay Buffer

Spread Aware, Eight Output Zero Delay Buffer Spread Aware, Eight Output Zero Delay Buffer Features Spread Aware designed to work with SSFTG reference signals Two banks of four outputs each Configuration options to halve, double, or quadruple the

More information

MADR-009443-0001TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators. Functional Schematic. Features. Description. Pin Configuration 2

MADR-009443-0001TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators. Functional Schematic. Features. Description. Pin Configuration 2 Features Functional Schematic High Voltage CMOS Technology Four Channel Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost 4x4 mm, 20-lead PQFN Package 100% Matte

More information

Low Jitter and Skew 10 to 220 MHz Zero Delay Buffer (ZDB) Description. Benefits. Rev 2.2, June 30, 2009 Page 1 of 13

Low Jitter and Skew 10 to 220 MHz Zero Delay Buffer (ZDB) Description. Benefits. Rev 2.2, June 30, 2009 Page 1 of 13 Low Jitter and Skew 10 to 220 MHz Zero Delay Buffer (ZDB) Key Features 10 to 220 MHz operating frequency range Low output clock jitter: 50 ps-typ cycle-to-cycle jitter 20 ps-typ period jitter Low output-to-output

More information

Spread-Spectrum Crystal Multiplier DS1080L. Features

Spread-Spectrum Crystal Multiplier DS1080L. Features Rev 1; 3/0 Spread-Spectrum Crystal Multiplier General Description The is a low-jitter, crystal-based clock generator with an integrated phase-locked loop (PLL) to generate spread-spectrum clock outputs

More information

Low Power, 3.3 V, RS-232 Line Drivers/Receivers ADM3202/ADM3222/ADM1385

Low Power, 3.3 V, RS-232 Line Drivers/Receivers ADM3202/ADM3222/ADM1385 Low Power, 3.3 V, RS-232 Line Drivers/Receivers ADM3202/ADM3222/ADM35 FEATURES 460 kbps data rate Specified at 3.3 V Meets EIA-232E specifications 0. μf charge pump capacitors Low power shutdown (ADM3222

More information

IDT54/74FCT245T/AT/CT

IDT54/74FCT245T/AT/CT IDT/FCTT/T/CT FST CMOS OCTL BIDIRECTIONL TRNSCEIVER FST CMOS OCTL BIDIRECTIONL TRNSCEIVER MILITRY ND INDUSTRIL TEMPERTURE RNGES IDT/FCTT/T/CT FETURES: Std.,, and C grades Low input and output leakage µ

More information

CMOS 1.8 V to 5.5 V, 2.5 Ω SPDT Switch/2:1 Mux in Tiny SC70 Package ADG779

CMOS 1.8 V to 5.5 V, 2.5 Ω SPDT Switch/2:1 Mux in Tiny SC70 Package ADG779 CMO 1.8 V to 5.5 V, 2.5 Ω PT witch/2:1 Mux in Tiny C70 Package AG779 FEATURE 1.8 V to 5.5 V single supply 2.5 Ω on resistance 0.75 Ω on-resistance flatness 3 db bandwidth >200 MHz Rail-to-rail operation

More information

ICS2402 MULTIPLIER AND ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

ICS2402 MULTIPLIER AND ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET DATASHEET ICS2402 Description The ICS2402 is a high-performance Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase-Locked Loop (PLL) techniques. The chip is part of IDT s ClockBlocks

More information

. HIGH SPEED .COMPATIBLE WITH TTL OUTPUTS . LOW POWER DISSIPATION .OUTPUT DRIVE CAPABILITY M74HCT651 M74HCT652

. HIGH SPEED .COMPATIBLE WITH TTL OUTPUTS . LOW POWER DISSIPATION .OUTPUT DRIVE CAPABILITY M74HCT651 M74HCT652 M74HCT651 M74HCT652 HCT651 OCTAL BUS TRANSCEIVER/REGISTER (3-STATE, INV.) HCT652 OCTAL BUS TRANSCEIVER/REGISTER (3-STATE). HIGH SPEED fmax = 60 MHz (TYP.) AT VCC =5V.COMPATIBLE WITH TTL OUTPUTS V IH =

More information

ICS574. Phase Noise Zero Delay Buffer. ICS574 Zero Delay, Low Skew Buffer DATA SHEET. Block Diagram

ICS574. Phase Noise Zero Delay Buffer. ICS574 Zero Delay, Low Skew Buffer DATA SHEET. Block Diagram DATA SHEET Description The is a low jitter, low-skew, high performance PLL-based zero delay buffer for high speed applications. Based on ICS s proprietary low jitter Phase Locked Loop (PLL) techniques,

More information

. MEDIUM SPEED OPERATION - 8MHz (typ.) @ . MULTI-PACKAGE PARALLEL CLOCKING FOR HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE

. MEDIUM SPEED OPERATION - 8MHz (typ.) @ . MULTI-PACKAGE PARALLEL CLOCKING FOR HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE. MEDIUM SPEED OPERATION - 8MHz (typ.) @ CL = 50pF AND DD-SS = 10. MULTI-PACKAGE PARALLEL CLOCKING FOR SYNCHRONOUS HIGH SPEED OUTPUT RES-

More information

High-Speed, 5 V, 0.1 F CMOS RS-232 Driver/Receivers ADM202/ADM203

High-Speed, 5 V, 0.1 F CMOS RS-232 Driver/Receivers ADM202/ADM203 a FEATURES kb Transmission Rate ADM: Small (. F) Charge Pump Capacitors ADM3: No External Capacitors Required Single V Power Supply Meets EIA-3-E and V. Specifications Two Drivers and Two Receivers On-Board

More information

10-Bit Digital Temperature Sensor in 6-Lead SOT-23 AD7814

10-Bit Digital Temperature Sensor in 6-Lead SOT-23 AD7814 a FEATURES 10-Bit Temperature-to-Digital Converter 55 C to +125 C Operating Temperature Range 2 C Accuracy SPI- and DSP-Compatible Serial Interface Shutdown Mode Space-Saving SOT-23 Package APPLICATIONS

More information

NCP432, NCP433. 1.5A Ultra-Small Controlled Load Switch with Auto-Discharge Path

NCP432, NCP433. 1.5A Ultra-Small Controlled Load Switch with Auto-Discharge Path 1.5 Ultra-Small Controlled Load Switch with uto-discharge Path The NCP2 and NCP are a low Ron MOSFET controlled by external logic pin, allowing optimization of battery life, and portable device autonomy.

More information

MADR-009190-0001TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.

MADR-009190-0001TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features. Features High Voltage CMOS Technology Four Channel Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost Lead-Free SOIC-16 Plastic Package Halogen-Free Green Mold Compound

More information

AAT3520/2/4 MicroPower Microprocessor Reset Circuit

AAT3520/2/4 MicroPower Microprocessor Reset Circuit General Description Features PowerManager The AAT3520 series of PowerManager products is part of AnalogicTech's Total Power Management IC (TPMIC ) product family. These microprocessor reset circuits are

More information

CMOS 5 V/+5 V 4 Single SPDT Switches ADG619/ADG620

CMOS 5 V/+5 V 4 Single SPDT Switches ADG619/ADG620 a FEATURE (Max) On Resistance. (Max) On Resistance Flatness.7 V to 5.5 ingle upply.7 V to 5.5 V ual upply Rail-to-Rail Operation -Lead OT-3 Package, -Lead MOP Package Typical Power Consumption (

More information

CMOS 5 V/5 V 4 Dual SPST Switches ADG621/ADG622/ADG623

CMOS 5 V/5 V 4 Dual SPST Switches ADG621/ADG622/ADG623 a FEATURE 5.5 (Max) On Resistance.9 (Max) On-Resistance Flatness 2.7 V to 5.5 ingle upply 2.7 V to 5.5 V ual upply Rail-to-Rail Operation 1-Lead OIC Package Typical Power Consumption (

More information

FAST CMOS OCTAL BIDIRECTIONAL TRANSCEIVERS

FAST CMOS OCTAL BIDIRECTIONAL TRANSCEIVERS Integrated Device Technology, Inc. FAST CMOS OCTAL BIDIRECTIONAL TRANSCEIVERS IDT54/74FCT245/A/C IDT54/74FCT640/A/C IDT54/74FCT645/A/C FEATURES: IDT54/74FCT245/640/645 equivalent to FAST speed and drive

More information

High Voltage Current Shunt Monitor AD8212

High Voltage Current Shunt Monitor AD8212 High Voltage Current Shunt Monitor AD822 FEATURES Adjustable gain High common-mode voltage range 7 V to 65 V typical 7 V to >500 V with external pass transistor Current output Integrated 5 V series regulator

More information

DS1220Y 16k Nonvolatile SRAM

DS1220Y 16k Nonvolatile SRAM 19-5579; Rev 10/10 NOT RECOENDED FOR NEW DESIGNS 16k Nonvolatile SRAM www.maxim-ic.com FEATURES 10 years minimum data retention in the absence of external power Data is automatically protected during power

More information

MC10SX1190. Fibre Channel Coaxial Cable Driver and Loop Resiliency Circuit

MC10SX1190. Fibre Channel Coaxial Cable Driver and Loop Resiliency Circuit Fibre Channel Coaxial Cable Driver and Loop Resiliency Circuit Description The MC10SX1190 is a differential receiver, differential transmitter specifically designed to drive coaxial cables. It incorporates

More information

The 74LVC1G04 provides one inverting buffer.

The 74LVC1G04 provides one inverting buffer. Rev. 12 6 ugust 2012 Product data sheet 1. General description The provides one inverting buffer. Input can be driven from either 3.3 V or 5 V devices. These features allow the use of these devices in

More information

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches 19-2418; Rev ; 4/2 Quad, Rail-to-Rail, Fault-Protected, General Description The are quad, single-pole/single-throw (SPST), fault-protected analog switches. They are pin compatible with the industry-standard

More information

ICS650-01 SYSTEM PERIPHERAL CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS650-01 SYSTEM PERIPHERAL CLOCK SOURCE. Description. Features. Block Diagram DATASHEET DATASHEET ICS650-01 Description The ICS650-01 is a low-cost, low-jitter, high-performance clock synthesizer for system peripheral applications. Using analog/digital Phase-Locked Loop (PLL) techniques,

More information

LP62S Series. Document Title. 16M BIT (1M x 16 / 2M x 8) LOW VOLTAGE CMOS SRAM. Revision History. Rev. No. History Issue Date Remark

LP62S Series. Document Title. 16M BIT (1M x 16 / 2M x 8) LOW VOLTAGE CMOS SRAM. Revision History. Rev. No. History Issue Date Remark Preliminary 16M BIT (1M x 16 / 2M x 8) LOW VOLTAGE CMOS SRAM Document Title 16M BIT (1M x 16 / 2M x 8) LOW VOLTAGE CMOS SRAM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue November

More information

ICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram

ICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram Quad PLL with VCXO Quick Turn Clock Description The ICS379 QTClock TM generates up to 9 high quality, high frequency clock outputs including a reference from a low frequency pullable crystal. It is designed

More information

+5 V Powered RS-232/RS-422 Transceiver AD7306

+5 V Powered RS-232/RS-422 Transceiver AD7306 a FEATURES RS- and RS- on One Chip Single + V Supply. F Capacitors Short Circuit Protection Excellent Noise Immunity Low Power BiCMOS Technology High Speed, Low Skew RS- Operation C to + C Operations APPLICATIONS

More information

ICS570 Multiplier and Zero Delay Buffer

ICS570 Multiplier and Zero Delay Buffer Description The is a high performance Zero Delay Buffer (ZDB) which integrates ICS proprietary analog/digital Phase Locked Loop (PLL) techniques. The A version is recommended for 5V designs and the B version

More information

Rail-to-Rail, High Output Current Amplifier AD8397

Rail-to-Rail, High Output Current Amplifier AD8397 Rail-to-Rail, High Output Current Amplifier AD8397 FEATURES Dual operational amplifier Voltage feedback Wide supply range from 3 V to 24 V Rail-to-rail output Output swing to within.5 V of supply rails

More information

Cold-Junction-Compensated K-Thermocoupleto-Digital Converter (0 C to +1024 C)

Cold-Junction-Compensated K-Thermocoupleto-Digital Converter (0 C to +1024 C) 19-2235; Rev 1; 3/02 Cold-Junction-Compensated K-Thermocoupleto-Digital General Description The performs cold-junction compensation and digitizes the signal from a type-k thermocouple. The data is output

More information

Small, Low Power, 3-Axis ±3 g Accelerometer ADXL335

Small, Low Power, 3-Axis ±3 g Accelerometer ADXL335 Small, Low Power, 3-Axis ±3 g Accelerometer ADXL335 FEATURES 3-axis sensing Small, low profile package 4 mm 4 mm 1.45 mm LFCSP Low power : 35 μa (typical) Single-supply operation: 1.8 V to 3.6 V 1, g shock

More information

SP724. TVS Diode Arrays

SP724. TVS Diode Arrays The is a quad array of transient voltage clamping circuits designed to suppress ESD and other transient over-voltage events. The is used to help protect sensitive digital or analog input circuits on data,

More information

Features. Phase Detector, Charge Pump, and Loop Filter. External feedback can come from CLK or CLK/2 (see table on page 2)

Features. Phase Detector, Charge Pump, and Loop Filter. External feedback can come from CLK or CLK/2 (see table on page 2) DATASHEET ICS570 Description The ICS570 is a high-performance Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. The A version is recommended

More information

Precision, Unity-Gain Differential Amplifier AMP03

Precision, Unity-Gain Differential Amplifier AMP03 a FEATURES High CMRR: db Typ Low Nonlinearity:.% Max Low Distortion:.% Typ Wide Bandwidth: MHz Typ Fast Slew Rate: 9.5 V/ s Typ Fast Settling (.%): s Typ Low Cost APPLICATIONS Summing Amplifiers Instrumentation

More information

PI5C3244 12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI5C3244 12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012 Features: Near-Zero propagation delay 5-ohm switches connect inputs to outputs when enabled Direct bus connection when switches are ON Ultra Low Quiescent Power (0.2µA Typical) Ideally suited for notebook

More information

HI-3182, HI-3183, HI-3184 HI-3185, HI-3186, HI-3188

HI-3182, HI-3183, HI-3184 HI-3185, HI-3186, HI-3188 March 2008 GENERAL DESCRIPTION HI-382, HI-383, HI-384 HI-385, HI-386, HI-388 ARINC 429 Differential Line Driver PIN CONFIGURATION (Top View) The HI-382, HI-383, HI-384, HI-385, HI-386 and HI-388 bus interface

More information

Features. Instruction. Decoder Control Logic, And Clock Generators. Address Compare amd Write Enable. Protect Register V PP.

Features. Instruction. Decoder Control Logic, And Clock Generators. Address Compare amd Write Enable. Protect Register V PP. February 1999 NM9366 (MICROWIRE Bus Interface) 4096-Bit Serial EEPROM General Description The NM9366 devices are 4096 bits of CMOS non-volatile electrically erasable memory divided into 256 16-bit registers.

More information

LC 2 MOS 8-/16-Channel High Performance Analog Multiplexers ADG406/ADG407/ADG426

LC 2 MOS 8-/16-Channel High Performance Analog Multiplexers ADG406/ADG407/ADG426 LC 2 MOS 8-/16-Channel High Performance Analog Multiplexers AG406/AG407/AG426 FEATURES 44 V supply maximum ratings VSS to V analog signal range Low on resistance (80 Ω maximum) Low power Fast switching

More information

CD4027BMS. CMOS Dual J-K Master-Slave Flip-Flop. Pinout. Features. Functional Diagram. Applications. Description. December 1992

CD4027BMS. CMOS Dual J-K Master-Slave Flip-Flop. Pinout. Features. Functional Diagram. Applications. Description. December 1992 CD7BMS December 199 CMOS Dual J-K Master-Slave Flip-Flop Features Pinout High Voltage Type (V Rating) Set - Reset Capability CD7BMS TOP VIEW Static Flip-Flop Operation - Retains State Indefinitely with

More information

3.3V Zero Delay Buffer

3.3V Zero Delay Buffer FEATURES Zero input-output propagation delay, adjustable by capacitive load on FBK input Multiple configurations, see Available Configurations table Multiple low-skew outputs Two banks of four outputs,

More information

MADR-009269-0001TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.

MADR-009269-0001TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features. Features High Voltage CMOS Technology Complementary Outputs Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost Plastic SOIC-8 Package 100% Matte Tin Plating over

More information

ICS Low Phase Noise Zero Delay Buffer and Multiplier

ICS Low Phase Noise Zero Delay Buffer and Multiplier Description The is a high speed, low phase noise Zero Delay Buffer (ZDB) which integrates ICS proprietary analog/digital Phase Locked Loop (PLL) techniques. Part of ICS ClockBlocks family, the zero delay

More information

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch with Level-Shifter) DG2302 DESCRIPTION The DG2302 is a high-speed, 1-bit, low power, TTLcompatible bus switch. Using sub-micron CMOS technology,

More information

INTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26.

INTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26. INTEGRTED CIRCUITS DT SHEET Quad 2-input NND gate Supersedes data of 1997 ug 26 2003 Jun 30 Quad 2-input NND gate FETURES Complies with JEDEC standard no. 8-1 ESD protection: HBM EI/JESD22-114- exceeds

More information

3 to 5.5 V, low-power, up to 400 kbs RS-232 drivers and receivers

3 to 5.5 V, low-power, up to 400 kbs RS-232 drivers and receivers 3 to 5.5 V, low-power, up to 400 kbs RS-232 drivers and receivers Datasheet - production data The ST3232B and ST3232C have two receivers and two drivers. The devices are guaranteed to run at data rates

More information

IS31FL3728 AUDIO MODULATED MATRIX LED DRIVER. December 2011 FEATURES GENERAL DESCRIPTION

IS31FL3728 AUDIO MODULATED MATRIX LED DRIVER. December 2011 FEATURES GENERAL DESCRIPTION AUDIO MODULATED MATRIX LED DRIVER GENERAL DESCRIPTION FEATURES December 2011 IS31FL3728 is a general purpose 8 8 LED matrix driver which features an audio frequency equalizer (EQ) mode or a general LED

More information

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET DATASHEET ICS514 Description The ICS514 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output from a 14.31818 MHz crystal or clock input. The name LOCO stands for

More information

INTEGRATED CIRCUITS DATA SHEET. 74HC08; 74HCT08 Quad 2-input AND gate. Product specification Supersedes data of 1990 Dec 01.

INTEGRATED CIRCUITS DATA SHEET. 74HC08; 74HCT08 Quad 2-input AND gate. Product specification Supersedes data of 1990 Dec 01. INTEGRTED CIRCUITS DT SHEET Supersedes data of 1990 Dec 01 2003 Jul 25 FETURES Complies with JEDEC standard no. 8-1 ESD protection: HBM EI/JESD22-114- exceeds 2000 V MM EI/JESD22-115- exceeds 200 V. Specified

More information

SC728/SC729. 2A Low Vin, Very Low Ron Load Switch. POWER MANAGEMENT Features. Description. Applications. Typical Application Circuit SC728 / SC729

SC728/SC729. 2A Low Vin, Very Low Ron Load Switch. POWER MANAGEMENT Features. Description. Applications. Typical Application Circuit SC728 / SC729 POWER MANAGEMT Features Input Voltage Range 1.1V to 2A Continuous Output Current Ultra-Low Ron 36mΩ Automatic Output Discharge Circuit Fast Turn-on Option With No Output Discharge Circuit SC728 Extended

More information

TS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:

TS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption: Low-power single CMOS timer Description Datasheet - production data The TS555 is a single CMOS timer with very low consumption: Features SO8 (plastic micropackage) Pin connections (top view) (I cc(typ)

More information

L293, L293D QUADRUPLE HALF-H DRIVERS

L293, L293D QUADRUPLE HALF-H DRIVERS Featuring Unitrode L and LD Products Now From Texas Instruments Wide Supply-Voltage Range: 4.5 V to 6 V Separate Input-Logic Supply Internal ESD Protection Thermal Shutdown High-Noise-Immunity Inputs Functional

More information

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch) High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch) DG2301 ishay Siliconix DESCRIPTION The DG2301 is a high-speed, 1-bit, low power, TTLcompatible bus switch. Using sub-micron CMOS technology,

More information

The 74LVC1G00 provides the single 2-input NAND function.

The 74LVC1G00 provides the single 2-input NAND function. Single 2-input NND gate Rev. 10 2 July 2012 Product data sheet 1. General description The provides the single 2-input NND function. Input can be driven from either 3.3 V or 5 V devices. These features

More information

FSA2567 Low-Power, Dual SIM Card Analog Switch

FSA2567 Low-Power, Dual SIM Card Analog Switch Click to see this datasheet in Simplified Chinese! August 2009 Features Low On Capacitance for Data Path: 10pF Typical Low On Resistance for Data Path: 6Ω Typical Low On Resistance for Supply Path: 0.4Ω

More information

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT27 M74HCT27 TRIPLE 3-INPUT NOR GATE. tpd = 9 ns (TYP.

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT27 M74HCT27 TRIPLE 3-INPUT NOR GATE. tpd = 9 ns (TYP. M54HCT27 M74HCT27 TRIPLE 3-INPUT NOR GATE. HIGH SPEED tpd = 9 ns (TYP.) AT VCC =5V.LOW POWER DISSIPATION I CC =1µA (MAX.) AT T A =25 C.COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.) VIL = 0.8V (MAX) OUTPUT

More information

AOZ8881. Ultra-Low Capacitance TVS Diode Array. General Description. Features. Applications. Typical Application

AOZ8881. Ultra-Low Capacitance TVS Diode Array. General Description. Features. Applications. Typical Application Ultra-Low Capacitance TS Diode Array General Description The AOZ8881 is a transient voltage suppressor array designed to protect high speed data lines such as HDMI, MDDI, USB, SATA, and Gigabit Ethernet

More information

High-Speed, 5 V, 0.1 F CMOS RS-232 Drivers/Receivers ADM222/ADM232A/ADM242

High-Speed, 5 V, 0.1 F CMOS RS-232 Drivers/Receivers ADM222/ADM232A/ADM242 a FEATURES 200 kb/s Transmission Rate Small (0. F) Charge Pump Capacitors Single V Power Supply Meets All EIA-232-E and V.2 Specifications Two Drivers and Two Receivers On-Board DC-DC Converters V Output

More information

LOW-VOLTAGE DUAL 1-OF-4 MULTIPLEXER/ DEMULTIPLEXER

LOW-VOLTAGE DUAL 1-OF-4 MULTIPLEXER/ DEMULTIPLEXER LOW-VOLTAGE DUAL 1-OF-4 MULTIPLEXER/ DEMULTIPLEXER IDT74CBTLV3253 FEATURES: Functionally equivalent to QS3253 5Ω bi-directional switch connection between two ports Isolation under power-off conditions

More information

High Accuracy, Ultralow IQ, 1.5 A, anycap Low Dropout Regulator ADP3339

High Accuracy, Ultralow IQ, 1.5 A, anycap Low Dropout Regulator ADP3339 Data Sheet High Accuracy, Ultralow IQ,.5 A, anycap Low Dropout Regulator FEATURES FUNCTIONAL BLOCK DIAGRAM High accuracy over line and load: ±.9% at 5 C, ±.5% over temperature Ultralow dropout voltage:

More information

3.3V ZERO DELAY CLOCK BUFFER

3.3V ZERO DELAY CLOCK BUFFER 捷多邦, 您值得信赖的 PCB 打样专家! IDT2309 3.3V ZERO DELAY CLOCK BUFFER IDT2309 FEATURES: Phase-Lock Loop Clock Distribution 10MHz to 1 operating frequency Distributes one clock input to one bank of five and one bankd

More information

Super high-speed, and high density gate array Dual power supply operation Raw gates from 18K to 216K gates (Sea of gates) DESCRIPTION

Super high-speed, and high density gate array Dual power supply operation Raw gates from 18K to 216K gates (Sea of gates) DESCRIPTION PF77- SLA3 Series High Speed Gate Array Wide Voltage Operation Products Super high-speed, and high density gate array Dual power supply operation Raw gates from K to K gates (Sea of gates) DESCRIPTION

More information

NS3L500. 3.3V, 8-Channel, 2:1 Gigabit Ethernet LAN Switch with LED Switch

NS3L500. 3.3V, 8-Channel, 2:1 Gigabit Ethernet LAN Switch with LED Switch 3.3V, 8-Channel, : Gigabit Ethernet LAN Switch with LED Switch The NS3L500 is a 8 channel : LAN switch with 3 additional built in SPDT switches for LED routing. This switch is ideal for Gigabit LAN applications

More information

Hex buffer with open-drain outputs

Hex buffer with open-drain outputs Rev. 5 27 October 20 Product data sheet. General description The provides six non-inverting buffers. The outputs are open-drain and can be connected to other open-drain outputs to implement active-low

More information

SEMICONDUCTOR TECHNICAL DATA

SEMICONDUCTOR TECHNICAL DATA SEMICONDUCTOR TECHNICAL DATA The B Series logic gates are constructed with P and N channel enhancement mode devices in a single monolithic structure (Complementary MOS). Their primary use is where low

More information