Orthogonal Spin Transfer (OST) A Better Approach

Similar documents
State-of-the-Art Flash Memory Technology, Looking into the Future

An Analysis Of Flash And HDD Technology Trends

Embedded STT-MRAM for Mobile Applications:

The 2007 Nobel Prize in Physics. Albert Fert and Peter Grünberg

Non-Volatile Memory. Non-Volatile Memory & its use in Enterprise Applications. Contents

The role of the magnetic hard disk drive

2014 EMERGING NON- VOLATILE MEMORY & STORAGE TECHNOLOGIES AND MANUFACTURING REPORT

Bits of the Future : Impact of GMR on magnetic information storage

How To Increase Areal Density For A Year

Driving The Need For Innovative Memory Solutions

Non-Volatile Memory and Its Use in Enterprise Applications

Flash & DRAM Si Scaling Challenges, Emerging Non-Volatile Memory Technology Enablement - Implications to Enterprise Storage and Server Compute systems

3D NAND Technology Implications to Enterprise Storage Applications

{The Non-Volatile Memory Technology Database (NVMDB)}, UCSD-CSE Techreport CS

AMR and GMR Heads Increase Hard Drive Capacity in Western Digital Drives

Crossbar Resistive Memory:

AMAGNETIC TUNNEL JUNCTION (MTJ) is a vertical

PPGCC. Non-Volatile Memory: Emerging Technologies And Their Impacts on Memory Systems. Taciano Perez, César A. F. De Rose. Technical Report Nº 060

SLC vs. MLC: An Analysis of Flash Memory

Choosing the Right NAND Flash Memory Technology

1 / 25. CS 137: File Systems. Persistent Solid-State Storage

Delivering on the Promise of Universal Memory for Spin-Transfer Torque RAM (STT-RAM)

RAM & ROM Based Digital Design. ECE 152A Winter 2012

All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule

Evaluating Embedded Non-Volatile Memory for 65nm and Beyond

End to End Data Path Protection

Approximating Magnetic Field When Using Everspin MRAM

SLC vs MLC: Proper Flash Selection for SSDs in Industrial, Military and Avionic Applications. A TCS Space & Component Technology White Paper

SLC vs MLC: Which is best for high-reliability apps?

Flash Memories. João Pela (52270), João Santos (55295) December 22, 2008 IST

What is a System on a Chip?

Industrial Flash Storage Module

Handout 17. by Dr Sheikh Sharif Iqbal. Memory Unit and Read Only Memories

Intel s Revolutionary 22 nm Transistor Technology

The Technologies & Architectures. President, Demartek

Ultra-High Density Phase-Change Storage and Memory

1. Memory technology & Hierarchy

Static-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology

From physics to products

Am186ER/Am188ER AMD Continues 16-bit Innovation

Algorithms and Methods for Distributed Storage Networks 3. Solid State Disks Christian Schindelhauer

The Evolving NAND Flash Business Model for SSD. Steffen Hellmold VP BD, SandForce

IEEE Milestone Proposal: Creating the Foundation of the Data Storage Flash Memory Industry

Price/performance Modern Memory Hierarchy

Computer Systems Structure Main Memory Organization

With respect to the way of data access we can classify memories as:

Data Distribution Algorithms for Reliable. Reliable Parallel Storage on Flash Memories

AN1837. Non-Volatile Memory Technology Overview By Stephen Ledford Non-Volatile Memory Technology Center Austin, Texas.

Yaffs NAND Flash Failure Mitigation

MXD7202G/H/M/N. Low Cost, Low Noise ±2 g Dual Axis Accelerometer with Digital Outputs

Nanocomputer & Architecture

Implementation Details

Magnetoresistive Random Access Memory (MRAM) By James Daughton Copyright 2/4/00

Application Information Fully Integrated Hall Effect Motor Driver for Brushless DC Vibration Motor Applications

Resistive Memory Devices

Using Arduino Microcontrollers to Sense DC Motor Speed and Position

Samsung 2bit 3D V-NAND technology

Programming NAND devices

Flash Memory Jan Genoe KHLim Universitaire Campus, Gebouw B 3590 Diepenbeek Belgium

Implementation Of High-k/Metal Gates In High-Volume Manufacturing

90nm e-page Flash for Machine to Machine Applications

Overview of emerging nonvolatile memory technologies

Accelerating I/O- Intensive Applications in IT Infrastructure with Innodisk FlexiArray Flash Appliance. Alex Ho, Product Manager Innodisk Corporation

FLASH TECHNOLOGY DRAM/EPROM. Flash Year Source: Intel/ICE, "Memory 1996"

Introduction to VLSI Programming. TU/e course 2IN30. Prof.dr.ir. Kees van Berkel Dr. Johan Lukkien [Dr.ir. Ad Peeters, Philips Nat.

III. MEMS Projection Helvetica 20 Displays

Acousto-optic modulator

New Ferroelectric Material for Embedded FRAM LSIs

Low Power and Reliable SRAM Memory Cell and Array Design

1.1 Silicon on Insulator a brief Introduction

An internal gyroscope minimizes the influence of dynamic linear acceleration on slope sensor readings.

Intel Labs at ISSCC Copyright Intel Corporation 2012

Applications for Hall Effect IC Switches in Portable Applications. White Paper. ROHM MarketingUSA. Presented by ROHM Semiconductor

Module 2. Embedded Processors and Memory. Version 2 EE IIT, Kharagpur 1

Highlights of Solid State Physics. Man of the Year Nobel Prizes

Anomalous Hall Effect Magnetometry A Method for Studying Magnetic Processes of Thin Magnetic Films

Transition from AMR to GMR Heads in Tape Recording

Data Sheet. HCMS-235x CMOS Extended Temperature Range 5 x 7 Alphanumeric Display. Features. Description. Typical Applications

Solid State Technology What s New?

Memory Basics. SRAM/DRAM Basics

Coating Technology: Evaporation Vs Sputtering

Samsung 3bit 3D V-NAND technology

Principles of Adjustable Frequency Drives

Features. Applications

Hardware Documentation. Data Sheet HAL 202. Hall-Effect Sensor. Edition Sept. 18, 2014 DSH000159_002EN

DDR subsystem: Enhancing System Reliability and Yield

Database!Fatal!Flash!Flaws!No!One! Talks!About!!!

Memory. The memory types currently in common usage are:

CS257 Introduction to Nanocomputing

Samsung emcp. WLI DDP Package. Samsung Multi-Chip Packages can help reduce the time to market for handheld devices BROCHURE

MirrorBit Technology: The Foundation for Value-Added Flash Memory Solutions FLASH FORWARD

Winbond W971GG6JB-25 1 Gbit DDR2 SDRAM 65 nm CMOS DRAM Process

Transcription:

Orthogonal Spin Transfer (OST) A Better Approach Flash Memory Summit August 2014

Company Background History Technology Opportunity Formed in 2007 by Allied Minds and NYU to commercialize Orthogonal Spin Transfer (OST) MRAM research led by Professor Andrew Kent In 2012, raised $36 million financing from Allied Minds and Invesco and opened Silicon Valley headquarters OST-MRAM is a disruptive innovation in the field of spin transfer MRAM devices and offers advantages over other MRAM Higher speed, lower cost, lower power consumption, higher reliability, and enhanced lithographic scalability Served Market Opportunity of $150 Billion in 2015 Targeted as a replacement for DRAM, SRAM or flash memory Markets in storage systems, mobile devices, computing, microcontrollers and SOCs in standalone or embedded configurations 2

Magnetic Tunnel Junction with Collinear Spin Filter Current Magnetic data left or right Free Layer Tunnel Barrier Reading - permanent reference direction at low current Writing - collinear spin filter generates polarization field at high current Reference Layer Spin Transfer Technologies Confidential Not to scale 3

Getting the write started Psw(I,t) Torque on the magnetic storage requires a perpendicular component just like a compass Collinear switching depends on thermal vibration to get started Write Error Rate Boltzmann thermal distribution of initial angle Increasing Write Current Spin Transfer Technologies Confidential 4

Collinear Spin Transfer In a Performance Box Write Error Rate (WER) Cost, i.e. ECC Write Voltage Power and Endurance Write Pulse Width Performance and Power Spin Transfer Technologies Confidential 5

Magnetic Tunnel Junction with Orthogonal Spin Filter Reading - reference @ low current Writing - collinear spin filter @ high current Reference Layer Tunnel Barrier Magnetic data left or right Free Layer Writing - orthogonal spin filter @ high current Strong perpendicular component to spin polarization field instantaneously starts switching of magnetic data in free layer Orthogonal Spin Polarization Filter Not to scale Spin Transfer Technologies Confidential 6

OST Technology Benefits And Advantages Faster Write Cycle 10-30x T WriteCycle reduction <2ns writing High Speed RAM Application Deterministic Write Onset & Shorter Write Pulse Lower Write Energy Less Oxide Stress Less Peak Current to Switch With Low Error Rate Lower Write Error Rate per Write Time 10-30x power reduction >>10x write endurance advantage Smaller CMOS cell transistor Lower cost per bit Scales to smaller lithography with higher speed and lower write energy Technology Benefit Advantage 7

Spin Transfer Technologies Confidential 8

Spin Transfer Technologies Confidential 9

Product Benefits of OST Tech Feature Shorter write pulse Deterministic write onset Product Benefit Faster write cycle Lower write energy Less oxide stress Less total charge to switch MTJ Higher intrinsic bit stability OST Comparison to Collinear- ST 10-50x t WriteCycle reduction <1ns writing High speed RAM application 10-50x power reduction >>10x write endurance advantage Smaller CMOS switching transistor smaller cost per bit Scale to smaller lithography at high stability 10

Collinear STT-MRAM vs. OST-MRAM Spin Polarized Current Switching Analogy Collinear Spin Transfer Torque (STT) Parallel (collinear) orientation of polarizing & free magnetic vectors 65nm Orthogonal Spin Transfer (OST) Orthogonal orientation of polarizing & free magnetic vectors 65nm 45nm Stable Data Thermal Agitation Required At Write Onset 45nm No Thermal Agitation Required Stochastic Onset of Switching Deterministic Onset of Switching STT OST Switching Onset Delay Stochastic Deterministic Energy Required to Switch Longer Write Pulse Shorter Write Pulse Scalability Less Scalable More Scalable 11

Path to MRAM 2003 NYU files OST patent 2007 Spin Transfer Technologies formed by NYU & Allied Minds to incubate OST 2012 Spin Transfer Technologies transitions to commercial development LATE 1980 s.... 1995-1997 2001-2003 2007-2008 2012 Giant Magnetoresistance (GMR) discovered by Fert/Grunberg (Nobel Prize 2007) Slonsczewski postulates spin transfer physics for writing data in MTJ, sub- 100nm feature necessary GMR-based heads become dominant in HDDs GMR Nobel Prize First commercial MRAM introduced field based, low density, roadmap ends at 130nm First commercial spin-transfer based MRAM introduced to market 90nm Collinear Rest of Industry TMR-based heads become dominant in HDDs 12

Among MRAM approaches, STT s OST-MRAM is uniquely advantaged Comparisons OST-MRAM Other spin-torque MRAM Configuration Orthogonal orientation of pinned magnetic vector versus free magnetic layer (patent protected) Parallel orientation of pinned and free magnetic vectors Switching Process Deterministic Stochastic Switch Time No delay in onset Incubation delay in onset Switch Time Variability Reliable, short switch times Variability in switching time Current Switching at low currents allows smaller transistors Switching Energy Low switch energy in proportion to reduced switching time Scalability Scalable to small dimensions Large current to induce quicker switching Average switch energy set by slowest switching bits Scalability barriers at larger feature size 13