QUICKSWITCH PRODUCTS HIGH-SPEED CMOS 20-BIT BUS SWITCH

Similar documents
LOW-VOLTAGE DUAL 1-OF-4 MULTIPLEXER/ DEMULTIPLEXER

PI5C

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)

IDT6116SA IDT6116LA. CMOS Static RAM 16K (2K x 8-Bit)

CMOS PARALLEL-TO-SERIAL FIFO 256 x 16, 512 x 16, 1,024 x 16

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators. Functional Schematic. Features. Description. Pin Configuration 2

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

MADR TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

FSAL200 Wide Bandwidth Quad 2:1 Analog Multiplexer / De-multiplexer Switch

1. Description. 2. Feature. 3. PIN Configuration

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

SEMICONDUCTOR TECHNICAL DATA

MM74HC273 Octal D-Type Flip-Flops with Clear

Features. Modulation Frequency (khz) VDD. PLL Clock Synthesizer with Spread Spectrum Circuitry GND

PS323. Precision, Single-Supply SPST Analog Switch. Features. Description. Block Diagram, Pin Configuration, and Truth Table. Applications PS323 PS323

MM74HC4538 Dual Retriggerable Monostable Multivibrator

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT27 M74HCT27 TRIPLE 3-INPUT NOR GATE. tpd = 9 ns (TYP.

TRIPLE D FLIP-FLOP FEATURES DESCRIPTION PIN NAMES BLOCK DIAGRAM

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

MM74HC174 Hex D-Type Flip-Flops with Clear

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74LS07N SN74LS07N PACKAGE. SOIC D Tape and reel SN74LS07DR

DS1220Y 16k Nonvolatile SRAM

SN54/74LS682 SN54/74LS684 8-BIT MAGNITUDE COMPARATORS SN54/74LS688 8-BIT MAGNITUDE COMPARATORS FAST AND LS TTL DATA 5-603

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

ICS SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

MM54C150 MM74C Line to 1-Line Multiplexer

Super high-speed, and high density gate array Dual power supply operation Raw gates from 18K to 216K gates (Sea of gates) DESCRIPTION

DS1225Y 64k Nonvolatile SRAM

CD4013BC Dual D-Type Flip-Flop

UTC UNISONIC TECHNOLOGIES CO. LTD 1 LINEAR INTEGRATED CIRCUIT 7CH DARLINGTON SINK DRIVER

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

HCC4541B HCF4541B PROGRAMMABLE TIMER

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

SN54HC157, SN74HC157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

Description. For Fairchild s definition of Eco Status, please visit:

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

CD4027BMS. CMOS Dual J-K Master-Slave Flip-Flop. Pinout. Features. Functional Diagram. Applications. Description. December 1992

HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS

HI-3182, HI-3183, HI-3184 HI-3185, HI-3186, HI-3188

SPREAD SPECTRUM CLOCK GENERATOR. Features

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

HCF4001B QUAD 2-INPUT NOR GATE

.LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M74HC154 4 TO 16 LINE DECODER/DEMULTIPLEXER. HIGH SPEED tpd = 15 ns (TYP.) at VCC =5V

L293B L293E PUSH-PULL FOUR CHANNEL DRIVERS. OUTPUT CURRENT 1A PER CHANNEL PEAK OUTPUT CURRENT 2A PER CHANNEL (non repetitive) INHIBIT FACILITY

High and Low Side Driver

CAT28C64B F R E E. 64K-Bit CMOS PARALLEL EEPROM L E A D FEATURES DESCRIPTION BLOCK DIAGRAM

DS1220Y 16k Nonvolatile SRAM

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs

ICS SYSTEM PERIPHERAL CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

Cold-Junction-Compensated K-Thermocoupleto-Digital Converter (0 C to C)

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features

SN54ALS191A, SN74ALS191A SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

74AC191 Up/Down Counter with Preset and Ripple Clock

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

74AC139 74ACT139 Dual 1-of-4 Decoder/Demultiplexer

V CC TOP VIEW. f SSO = 20MHz to 134MHz (DITHERED)

MASW TB. GaAs SPST Switch, Absorptive, Single Supply, DC-4.0 GHz. Features. Pin Configuration 1,2,3,4. Description. Ordering Information

. MEDIUM SPEED OPERATION - 8MHz . MULTI-PACKAGE PARALLEL CLOCKING FOR HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54/M74HC190 M54/M74HC191 4 BIT SYNCHRONOUS UP/DOWN COUNTERS. fmax = 48 MHz (TYP.

Dual-Host / Dual-SIM Card Crosspoint Analog Switch

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

PI5A100. Precision, Wide-Bandwidth Quad SPDT Analog Switch. Description. Features. Block Diagram, Pin Configuration. Applications.

3-to-8 line decoder, demultiplexer with address latches

IPS511/IPS511S FULLY PROTECTED HIGH SIDE POWER MOSFET SWITCH. Load

2/4, 4/5/6 CLOCK GENERATION CHIP

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

HCF4070B QUAD EXCLUSIVE OR GATE

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

MM74HC14 Hex Inverting Schmitt Trigger

S112-XHS. Description. Features. Agency Approvals. Applications. Absolute Maximum Ratings. Schematic Diagram. Ordering Information

Features. Applications. Truth Table. Close

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

74HC4067; 74HCT channel analog multiplexer/demultiplexer

PHOTOTRANSISTOR OPTOCOUPLERS

SN28838 PAL-COLOR SUBCARRIER GENERATOR

CD4008BM CD4008BC 4-Bit Full Adder

FAN8082 (KA3082N) Bi-directional DC Motor Driver. Features. Description. Typical Applications. Ordering Information.

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

Description. Table 1. Device summary. Order code Temperature range Package Packaging Marking

Photolink- Fiber Optic Receiver PLR135/T1

HCC/HCF4027B DUAL-J-K MASTER-SLAVE FLIP-FLOP

INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook

Low-power configurable multiple function gate

How To Power A Power Supply On A Microprocessor (Mii) Or Microprocessor Power Supply (Miio) (Power Supply) (Microprocessor) (Miniio) Or Power Supply Power Control (Power) (Mio) Power Control

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

5 V, 1 A H-Bridge Motor Driver

Triple single-pole double-throw analog switch

Transcription:

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS 20-BIT BUS SWITCH IDTQS32X384 FEATURES: Enhanced N channel FET with no inherent diode to VCC 5Ω bidirectional switches connect inputs to outputs Zero propagation delay Zero ground bounce Undershoot clamp diodes on all switch and control pins Four enables control five bits each TTL-compatible input and output levels Available in 48-pin QVSOP package APPLICATIONS: Hot-swapping, hot-docking Voltage translation (5V to 3.3V) Power conservation Capacitance reduction and isolation Bus isolation Clock gating DESCRIPTION: The QS32X384 provides a set of twenty high-speed CMOS TTLcompatible bus switches. The low ON resistance of the QS32X384 allows inputs to be connected to outputs without adding propagation delay and without generating additional ground bounce noise. The Bus Enable (BE) signals turn the switches on. Four Bus Enable signals are provided, one for each of five bits of the 20-bit bus. The 384 family of QuickSwitch products is ideal for switching wide digital buses, as well as hotplug buffering, and 5V to 3V conversion. The QS32X384 is characterized for operation at -40 C to +85 C. FUNCTIONAL BLOCK DIAGRAM A0 B0 A10 B10 A4 B4 A14 B14 A5 B5 A15 B15 A9 B9 A19 B19 BEA BEC BED BEB IDT and the IDT logo is a registered trademark of Integrated Device Technology, Inc. JUNE 2011 1 c 2011 Integrated Device Technology, Inc. DSC-5729/3

PIN CONFIGURATION BEA B0 A0 A1 B1 B2 A2 A3 B3 B4 A4 GND BEC B5 A5 A6 B6 B7 A7 A8 B8 B9 A9 GND PIN DESCRIPTION 1 48 2 47 3 46 4 45 5 44 6 43 7 42 8 41 9 40 10 39 11 38 12 37 13 36 14 35 15 34 16 33 17 32 18 31 19 30 20 29 21 28 22 27 23 26 24 25 QVSOP TOP VIEW Pin Names I/O Description A0 - A19 I/O Bus A B0 - B19 I/O Bus B BEA I Enable, 0-4 BEB I Enable, 15-19 BEC I Enable, 5-9 BED I Enable, 10-14 VCC B19 A19 A18 B18 B17 A17 A16 B16 B15 A15 BEB VCC B14 A14 A13 B13 B12 A12 A11 B11 B10 A10 BED ABSOLUTE MAXIMUM RATINGS (1) Symbol Description Max Unit VTERM (2) Supply Voltage to Ground 0.5 to +7 V VTERM (3) DC Switch Voltage VS 0.5 to +7 V VTERM (3) DC Input Voltage VIN 0.5 to +7 V VAC AC Input Voltage (pulse width 20ns) 3 V IOUT DC Output Current 120 ma PMAX Maximum Power Dissipation (TA = 85 C) 0.5 W TSTG Storage Temperature 65 to +150 C 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. VCC terminals. 3. All terminals except VCC. CAPACITANCE (TA = +25 C, F = 1MHz, VIN = 0V, VOUT = 0V) FUNCTION TABLE (1) Pins Typ. Max. (1) Unit Control Inputs 3 5 pf Quickswitch Channels (Switch OFF) 5 7 pf NOTE: 1. This parameter is guaranteed but not production tested. BEA BEB B0 - B4 B15 - B19 Function H H Hi-Z Hi-Z Disconnect L H A0 - A4 Hi-Z Connect H L Hi-Z A15 - A19 Connect L L A0 - A4 A15 - A19 Connect BEC BED B5 - B9 B10 - B14 Function H H Hi-Z Hi-Z Disconnect L H A5 - A9 Hi-Z Connect H L Hi-Z A10 - A14 Connect L L A5 - A9 A10 - A14 Connect NOTE: 1. H = HIGH Voltage Level L = LOW Voltage Level X = Don t care Z = High-Impedence 2

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: Industrial: TA = 40 C to +85 C, VCC = 5V ± 5% Symbol Parameter Test Conditions Min. Typ. (1) Max. Unit VIH Input HIGH Voltage Guaranteed Logic HIGH for Control Inputs 2 V VIL Input LOW Voltage Guaranteed Logic LOW for Control Inputs 0.8 V IIN Input Leakage Current (Control Inputs) 0V VIN VCC ±0.01 ±1 μa IOZ Off-State Current (Hi-Z) 0V VOUT VCC, Switches OFF ±0.01 ±1 μa RON Switch ON Resistance VCC = Min, VIN = 0V, ION = 30mA 5 7 Ω VCC = Min, VIN = 2.4V, ION = 15mA 10 15 VP Pass Voltage (2) VCC = 5V, IOUT = -5μA 3.7 4 4.2 V 1. Typical values are at VCC = 5V and TA = 25 C. 2. Pass voltage is guaranteed but not production tested. TYPICAL ON RESISTANCE vs VIN AT VCC = 5V RON (ohms) 16 14 12 10 8 6 4 2 0 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 VIN (Volts) 3

POWER SUPPLY CHARACTERISTICS Symbol Parameter Test Conditions (1) Max. Unit ICCQ Quiescent Power Supply Current VCC = Max., VIN = GND or VCC, f = 0 3 ma ΔICC Power Supply Current per Control Input HIGH (2) VCC = Max., VIN = 3.4V, f = 0 2.5 ma ICCD Dynamic Power Supply Current per MHz (3) VCC = Max., A and B Pins Open, 0.25 ma/mhz Control Input Toggling at 50% Duty Cycle 1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics. 2. Per TTL driven input (VIN = 3.4V, control inputs only). A and B pins do not contribute to ΔIcc. 3. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The A and B inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested. SWITCHING CHARACTERISTICS OVER OPERATING RANGE TA = -40 C to +85 C, VCC = 5.0V ± 5% CLOAD = 50pF, RLOAD = 500Ω unless otherwise noted. Symbol Parameter Min. (1) Typ. Max. Unit tplh Data Propagation Delay (2,4) 0.25 (3) ns tphl Ax to Bx, Bx to Ax tpzl Switch Turn-on Delay 1.5 6.5 ns tpzh BEn to Ax, Bx tplz Switch Turn-off Delay (2) 1.5 5.5 ns tphz BEn to Ax, Bx 1. Minimums are guaranteed but not production tested. 2. This parameter is guaranteed but not production tested. 3. The time constant for the switch alone is of the order of 0.25ns for CL = 50pF. 4. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side. 4

ORDERING INFORMATION QS XXXXX XX Device Type Package X Process X Blank 8 Tube or Tray Tape and Reel Blank Industrial (-40 C to +85 C) Q1G QVSOP - Green 32X384 High Speed CMOS 20-Bit Bus Switch CORPORATE HEADQUARTERS for SALES: for Tech Support: 6024 Silver Creek Valley Road 800-345-7015 or 408-284-8200 logichelp@idt.com San Jose, CA 95138 fax: 408-284-2775 www.idt.com 5