SN54ALS191A, SN74ALS191A SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

Size: px
Start display at page:

Download "SN54ALS191A, SN74ALS191A SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS"

Transcription

1 Single own/ Up Count-Control Line Look-Ahead Circuitry Enhances Speed of Cascaded Counters Fully Synchronous in Count Modes Asynchronously Presettable With Load Control Package Optio Include Plastic Small-Outline () Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil IPs description SN4ALS191A...J PACKAGE SN4ALS191A... OR N PACKAGE (TOP VIEW) Q Q A Q C Q GN V CC A C The ALS191A are synchronous 4-bit reversible up/down binary counters. Synchronous counting operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidentally with each other when itructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters. The outputs of the four flip-flops are triggered on a low-to-high-level traition of the clock () input if the count enable () input is low. A high at inhibits counting. The direction of the count is determined by the level of the down/up () input. When is low, the counter counts up, and when is high, the counter counts down. SN4ALS191A... FK PACKAGE (TOP VIEW) Q A NC Q C Q NC V CC Q GN NC C A NC No internal connection NC These counters feature a fully independent clock circuit. Changes at the control inputs ( and ) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter is dictated solely by the conditio meeting the stable setup and hold times. These counters are fully programmable. Each output can be preset to either level by placing a low on the input and entering the desired data at the data inputs. The output changes to agree with the data inputs independently of the level of the clock input. This feature allows the counters to be used as modulo-n dividers by simply modifying the count length with the preset inputs.,, and are buffered to lower the drive requirement, which significantly reduces the loading on (current required by) clock drivers, for long parallel words. Please be aware that an important notice concerning availability, standard warranty, and use in critical applicatio of Texas Itruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PROUCTION ATA information is current as of publication date. Products conform to specificatio per the terms of Texas Itruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 1996, Texas Itruments Incorporated POST OFFICE OX 60 ALLAS, TEXAS 26 1

2 description (continued) Two outputs are available to perform the cascading function: ripple clock and maximum/minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock while the count is minimum (0) counting down or maximum (1) counting up. The ripple-clock output () produces a low-level output pulse under those same conditio, but only while the clock input is low. The counter easily can be cascaded by feeding the ripple-clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count () output can be used to accomplish look ahead for high-speed operation. The SN4ALS191A is characterized for operation over the full military temperature range of C to 12 C. The SN4ALS191A is characterized for operation from 0 C to 0 C. logic symbol G1 M2 [OWN] M [UP] CTRIV16 1,2 / 1,+ G4 C 2(CT=0)Z6 (CT=1)Z6 6,1, A 1 10 C 9 [1] [2] [4] [8] 2 6 QA Q QC Q This symbol is in accordance with ANSI/IEEE Std and IEC Publication Pin numbers shown are for the, J, and N packages. 2 POST OFFICE OX 60 ALLAS, TEXAS 26

3 logic diagram (positive logic) 12 MAX/ MIN A 1 S C1 1 R QA 1 S C1 1 R 2 Q C 10 S C1 1 R 6 QC 9 S C1 1 R Q Pin numbers shown are for the, J, and N packages. POST OFFICE OX 60 ALLAS, TEXAS 26

4 typical load, count, and inhibit sequences The following sequence is illustrated below: 1. Load (preset) to binary 1 2. Count up to 14, 1 (maximum), 0, 1, and 2. Inhibit 4. Count down to 1, 0 (minimum), 1, 14, and 1 A ata Inputs C QA Q QC Q Count Up Inhibit Count own Load 4 POST OFFICE OX 60 ALLAS, TEXAS 26

5 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC V Input voltage, V I V Operating free-air temperature range, T A : SN4ALS191A C to 12 C SN4ALS191A C to 0 C Storage temperature range, T stg C to 10 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditio beyond those indicated under recommended operating conditio is not implied. Exposure to absolute-maximum-rated conditio for extended periods may affect device reliability. recommended operating conditio SN4ALS191A SN4ALS191A UNIT MIN NOM MAX MIN NOM MAX VCC Supply voltage V VIH High-level input voltage 2 2 V VIL Low-level input voltage V IOH High-level output current ma IOL Low-level output current 4 8 ma fclock Clock frequency MHz tw tsu Pulse duration Setup time high or low low 2 20 ata before 2 20 before 4 20 before 0 20 inactive before ata after th Hold time after 0 0 after 0 0 TA Operating free-air temperature C POST OFFICE OX 60 ALLAS, TEXAS 26

6 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONITIONS SN4ALS191A SN4ALS191A MIN TYP MAX MIN TYP MAX VIK VCC = 4. V, II = 18 ma V VOH VCC = 4. V to. V, IOH = 0.4 ma VCC 2 VCC 2 VOL VCC =4V 4. UNIT IOL = 4 ma V IOL = 8 ma II VCC =. V, VI = V ma IIH VCC =. V, VI = 2. V µa IIL or All others VCC =V. V, VI =04V IO VCC =. V, VO = 2.2 V ma ICC VCC =. V, All inputs at ma All typical values are at VCC = V, TA = 2 C. The output conditio have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. switching characteristics (see Figure 1) PARAMETER FROM (OUTPUT) TO (OUTPUT) VCC = 4. V to. V, CL = 0 pf, RL = 00 Ω, TA = MIN to MAX SN4ALS191A SN4ALS191A MIN MAX MIN MAX fmax 20 0 MHz 0 Any Q A,, C, Any Q Any Q For conditio shown as MIN or MAX, use the appropriate value specified under recommended operating conditio. ma UNIT 6 POST OFFICE OX 60 ALLAS, TEXAS 26

7 PARAMETER MEASUREMENT INFORMATION SERIES 4ALS/4ALS AN 4AS/4AS EVICES VCC V RL = R1 = R2 S1 RL From Output Under Test CL (see Note A) RL Test Point From Output Under Test CL (see Note A) Test Point From Output Under Test CL (see Note A) R1 R2 Test Point CIRCUIT FOR I-STATE TOTEM-POLE OUTPUTS CIRCUIT FOR OPEN-COLLECTOR OUTPUTS CIRCUIT FOR -STATE OUTPUTS Timing Input High-Level Pulse ata Input tsu th Low-Level Pulse tw VOLTAGE WAVEFORMS SETUP AN HOL TIMES VOLTAGE WAVEFORMS PULSE URATIONS Output Control (low-level enabling) Waveform 1 S1 Closed (see Note ) Waveform 2 S1 Open (see Note ) tpzl tpzh tphz tplz VOL VOH VOLTAGE WAVEFORMS ENALE AN ISALE TIMES, -STATE OUTPUTS 0 V Input In-Phase Output Out-of-Phase Output (see Note C) VOH VOL VOH VOL VOLTAGE WAVEFORMS PROPAGATION ELAY TIMES NOTES: A. CL includes probe and jig capacitance.. Waveform 1 is for an output with internal conditio such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditio such that the output is high except when disabled by the output control. C. When measuring propagation delay items of -state outputs, switch S1 is open.. All input pulses have the following characteristics: PRR 1 MHz, tr = tf = 2, duty cycle = 0%. E. The outputs are measured one at a time with one traition per measurement. Figure 1. Load Circuits and Voltage Waveforms POST OFFICE OX 60 ALLAS, TEXAS 26

8 IMPORTANT NOTICE Texas Itruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditio of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specificatio applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONUCTOR PROUCTS MAY INVOLVE POTENTIAL RISKS OF EATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL AMAGE ( CRITICAL APPLICATIONS ). TI SEMICONUCTOR PROUCTS ARE NOT ESIGNE, AUTHORIZE, OR WARRANTE TO E SUITALE FOR USE IN LIFE-SUPPORT EVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PROUCTS IN SUCH APPLICATIONS IS UNERSTOO TO E FULLY AT THE CUSTOMER S RISK. In order to minimize risks associated with the customer s applicatio, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applicatio assistance or customer product design. TI does not warrant or represent that any licee, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not cotitute TI s approval, warranty or endorsement thereof. Copyright 1998, Texas Itruments Incorporated

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS Single Down/Up Count-Control Line Look-Ahead Circuitry Enhances Speed of Cascaded Counters Fully Synchronous in Count Modes Asynchronously Presettable With Load Control Package Options Include Plastic

More information

SN54F157A, SN74F157A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SN54F157A, SN74F157A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS SNFA, SNFA QUADRUPLE -LINE TO -LINE DATA SELECTORS/MULTIPLEXERS SDFS0A MARCH 8 REVISED OCTOBER Buffered Inputs and Outputs Package Optio Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and

More information

SN54HC157, SN74HC157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SN54HC157, SN74HC157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS SNHC, SNHC QUADRUPLE 2-LINE TO -LINE DATA SELECTORS/MULTIPLEXERS SCLSB DECEMBER 982 REVISED MAY 99 Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers

More information

SN28838 PAL-COLOR SUBCARRIER GENERATOR

SN28838 PAL-COLOR SUBCARRIER GENERATOR Solid-State Reliability Surface-Mount Package NS PACKAE (TOP VIEW) description The SN28838 is a monolithic integrated circuit designed to interface with the SN28837 PALtiming generator in order to generate

More information

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control August 1986 Revised February 1999 DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control General Description The DM74LS191 circuit is a synchronous, reversible, up/ down counter. Synchronous operation

More information

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74LS07N SN74LS07N PACKAGE. SOIC D Tape and reel SN74LS07DR

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74LS07N SN74LS07N PACKAGE. SOIC D Tape and reel SN74LS07DR The SN54LS07 and SN74LS17 are obsolete and are no longer supplied. Convert TTL Voltage Levels to MOS Levels High Sink-Current Capability Input Clamping Diodes Simplify System Design Open-Collector Driver

More information

74F168*, 74F169 4-bit up/down binary synchronous counter

74F168*, 74F169 4-bit up/down binary synchronous counter INTEGRATED CIRCUITS 74F168*, * Discontinued part. Please see the Discontinued Product List in Section 1, page 21. 1996 Jan 5 IC15 Data Handbook FEATURES Synchronous counting and loading Up/Down counting

More information

1-800-831-4242

1-800-831-4242 Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. DM74LS161A DM74LS163A Synchronous 4-Bit Binary Counters General Description

More information

SN54165, SN54LS165A, SN74165, SN74LS165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

SN54165, SN54LS165A, SN74165, SN74LS165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS The SN54165 and SN74165 devices SN54165, SN54LS165A, SN74165, SN74LS165A PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments

More information

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. PRESETTABLE BCD/DECADE UP/DOWN COUNTERS PRESETTABLE 4-BIT BINARY UP/DOWN COUNTERS The SN54/74LS90 is a synchronous UP/DOWN BCD Decade (842) Counter and the SN54/74LS9 is a synchronous UP/DOWN Modulo-6

More information

54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control

54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control 54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control General Description This circuit is a synchronous reversible up down counter The 191 is a 4-bit binary counter Synchronous

More information

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. PRESETTABLE BCD/DECADE UP/DOWN COUNTERS PRESETTABLE 4-BIT BINARY UP/DOWN COUNTERS The SN54/74LS190 is a synchronous UP/DOWN BCD Decade (8421) Counter and the SN54/74LS191 is a synchronous UP/DOWN Modulo-

More information

TSL213 64 1 INTEGRATED OPTO SENSOR

TSL213 64 1 INTEGRATED OPTO SENSOR TSL 64 INTEGRATED OPTO SENSOR SOES009A D4059, NOVEMBER 99 REVISED AUGUST 99 Contains 64-Bit Static Shift Register Contains Analog Buffer With Sample and Hold for Analog Output Over Full Clock Period Single-Supply

More information

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter Synchronous 4-Bit Up/Down Binary Counter General Description This synchronous presettable counter features an internal carry look-ahead for cascading in high-speed counting applications. Synchronous operation

More information

description V CC A CLR BO CO LOAD C D B Q B Q A DOWN UP Q C Q D GND D OR N PACKAGE (TOP VIEW) SDFS031A D3693, JANUARY 1991 REVISED OCTOBER 1993

description V CC A CLR BO CO LOAD C D B Q B Q A DOWN UP Q C Q D GND D OR N PACKAGE (TOP VIEW) SDFS031A D3693, JANUARY 1991 REVISED OCTOBER 1993 High-Speed f max of 100 MHz Typical Parallel Asynchronous Load for Modulo-N Count Lengths Look-Ahead Circuitry Enhances Speed of Cascaded Counters Fully Synchronous in Count Modes Package Optio Include

More information

INTEGRATED CIRCUITS. 74F74 Dual D-type flip-flop. Product specification Supercedes data of 1990 Oct 23 IC15 Data Handbook.

INTEGRATED CIRCUITS. 74F74 Dual D-type flip-flop. Product specification Supercedes data of 1990 Oct 23 IC15 Data Handbook. INTEGRATED CIRCUITS Supercedes data of 1990 Oct 23 IC15 Data Handbook 1996 Mar 12 FEATURE Industrial temperature range available ( 40 C to +85 C) DESCRIPTION The is a dual positive edge-triggered D-type

More information

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock September 1986 Revised March 2000 DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation

More information

TSL250, TSL251, TLS252 LIGHT-TO-VOLTAGE OPTICAL SENSORS

TSL250, TSL251, TLS252 LIGHT-TO-VOLTAGE OPTICAL SENSORS TSL50, TSL5, TLS5 SOES004C AUGUST 99 REVISED NOVEMBER 995 Monolithic Silicon IC Containing Photodiode, Operational Amplifier, and Feedback Components Converts Light Intensity to Output Voltage High Irradiance

More information

74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

74LS193 Synchronous 4-Bit Binary Counter with Dual Clock 74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is provided by having all flip-flops

More information

SN54/74LS682 SN54/74LS684 8-BIT MAGNITUDE COMPARATORS SN54/74LS688 8-BIT MAGNITUDE COMPARATORS FAST AND LS TTL DATA 5-603

SN54/74LS682 SN54/74LS684 8-BIT MAGNITUDE COMPARATORS SN54/74LS688 8-BIT MAGNITUDE COMPARATORS FAST AND LS TTL DATA 5-603 8-BIT MAGNITUDE COMPARATORS The SN54/ 74LS682, 684, 688 are 8-bit magnitude comparators. These device types are designed to perform compariso between two eight-bit binary or BCD words. All device types

More information

SN54/74LS192 SN54/74LS193

SN54/74LS192 SN54/74LS193 PRESEABLE BCD/DECADE UP/DOWN COUNER PRESEABLE 4-BI BINARY UP/DOWN COUNER he SN4/74LS2 is an UP/DOWN BCD Decade (842) Counter and the SN4/74LS3 is an UP/DOWN MODULO-6 Binary Counter. Separate Count Up and

More information

54LS169 DM54LS169A DM74LS169A Synchronous 4-Bit Up Down Binary Counter

54LS169 DM54LS169A DM74LS169A Synchronous 4-Bit Up Down Binary Counter 54LS169 DM54LS169A DM74LS169A Synchronous 4-Bit Up Down Binary Counter General Description This synchronous presettable counter features an internal carry look-ahead for cascading in high-speed counting

More information

DM54161 DM74161 DM74163 Synchronous 4-Bit Counters

DM54161 DM74161 DM74163 Synchronous 4-Bit Counters DM54161 DM74161 DM74163 Synchronous 4-Bit Counters General Description These synchronous presettable counters feature an internal carry look-ahead for application in high-speed counting designs The 161

More information

54LS193 DM54LS193 DM74LS193 Synchronous 4-Bit Up Down Binary Counters with Dual Clock

54LS193 DM54LS193 DM74LS193 Synchronous 4-Bit Up Down Binary Counters with Dual Clock 54LS193 DM54LS193 DM74LS193 Synchronous 4-Bit Up Down Binary Counters with Dual Clock General Description This circuit is a synchronous up down 4-bit binary counter Synchronous operation is provided by

More information

Obsolete Product(s) - Obsolete Product(s)

Obsolete Product(s) - Obsolete Product(s) SYNCHRONOUS PROGRAMMABLE 4-BIT BINARY COUNTER WITH ASYNCHRONOUS CLEAR INTERNAL LOOK-AHEAD FOR FAST COUNTING CARRY OUTPUT FOR CASCADING SYNCHRONOUSLY PROGRAMMABLE LOW-POWER TTL COMPATIBILITY STANDARDIZED

More information

74AC191 Up/Down Counter with Preset and Ripple Clock

74AC191 Up/Down Counter with Preset and Ripple Clock 74AC191 Up/Down Counter with Preset and Ripple Clock General Description The AC191 is a reversible modulo 16 binary counter. It features synchronous counting and asynchronous presetting. The preset feature

More information

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54/M74HC190 M54/M74HC191 4 BIT SYNCHRONOUS UP/DOWN COUNTERS. fmax = 48 MHz (TYP.

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54/M74HC190 M54/M74HC191 4 BIT SYNCHRONOUS UP/DOWN COUNTERS. fmax = 48 MHz (TYP. M54/M74HC190 M54/M74HC191 4 BIT SYNCHRONOUS UP/DOWN COUNTERS. HIGH SPEED fmax = 48 MHz (TYP.) AT VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) AT T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.)

More information

INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook

INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook INTEGRATED CIRCUITS 1996 Jan 05 IC15 Data Handbook FEATURES Non-inverting outputs Separate enable for each section Common select inputs See 74F253 for 3-State version PIN CONFIGURATION Ea 1 S1 2 I3a 3

More information

PI5C3244 12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI5C3244 12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012 Features: Near-Zero propagation delay 5-ohm switches connect inputs to outputs when enabled Direct bus connection when switches are ON Ultra Low Quiescent Power (0.2µA Typical) Ideally suited for notebook

More information

LOW-VOLTAGE DUAL 1-OF-4 MULTIPLEXER/ DEMULTIPLEXER

LOW-VOLTAGE DUAL 1-OF-4 MULTIPLEXER/ DEMULTIPLEXER LOW-VOLTAGE DUAL 1-OF-4 MULTIPLEXER/ DEMULTIPLEXER IDT74CBTLV3253 FEATURES: Functionally equivalent to QS3253 5Ω bi-directional switch connection between two ports Isolation under power-off conditions

More information

MM74C74 Dual D-Type Flip-Flop

MM74C74 Dual D-Type Flip-Flop Dual D-Type Flip-Flop General Description The MM74C74 dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit cotructed with N- and P-channel enhancement traistors. Each flip-flop

More information

. MEDIUM SPEED OPERATION - 8MHz (typ.) @ . MULTI-PACKAGE PARALLEL CLOCKING FOR HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE

. MEDIUM SPEED OPERATION - 8MHz (typ.) @ . MULTI-PACKAGE PARALLEL CLOCKING FOR HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE. MEDIUM SPEED OPERATION - 8MHz (typ.) @ CL = 50pF AND DD-SS = 10. MULTI-PACKAGE PARALLEL CLOCKING FOR SYNCHRONOUS HIGH SPEED OUTPUT RES-

More information

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register Rev. 10 21 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an (parallel-to-serial converter) with a synchronous serial data input (DS), a clock

More information

TM497BBK32H, TM497BBK32I 4194304 BY 32-BIT TM893CBK32H, TM893CBK32I 8388608 BY 32-BIT DYNAMIC RAM MODULES

TM497BBK32H, TM497BBK32I 4194304 BY 32-BIT TM893CBK32H, TM893CBK32I 8388608 BY 32-BIT DYNAMIC RAM MODULES Organization TM497BBK32H/I: 4194304 x 32 TM893CBK32H/I: 8388608 x 32 Single 5-V Power Supply (±10% Tolerance) 72-Pin Single-In-Line Memory Module (SIMM) for Use ith Sockets TM497BBK32H/ I Uses Eight 16M-Bit

More information

IDT6116SA IDT6116LA. CMOS Static RAM 16K (2K x 8-Bit)

IDT6116SA IDT6116LA. CMOS Static RAM 16K (2K x 8-Bit) CMOS Static RAM 16K (2K x 8-Bit) IDT6116SA IDT6116LA Features High-speed access and chip select times Military: 2/2/3/4//7/9/12/1 (max.) Industrial: 2/2/3/4 (max.) Commercial: 1/2/2/3/4 (max.) Low-power

More information

RETRIEVING DATA FROM THE DDC112

RETRIEVING DATA FROM THE DDC112 RETRIEVING DATA FROM THE by Jim Todsen This application bulletin explains how to retrieve data from the. It elaborates on the discussion given in the data sheet and provides additional information to allow

More information

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function. Rev. 02 3 September 2007 Product data sheet 1. General description The provides a 3-input EXCLUSIVE-OR function. The input can be driven from either 3.3 or 5 V devices. This feature allows the use of these

More information

How To Make A Two Series Cell Battery Pack Supervisor Module

How To Make A Two Series Cell Battery Pack Supervisor Module Features Complete and compact lithium-ion pack supervisor Provides overvoltage, undervoltage, and overcurrent protection for two series Li-Ion cells Combines bq2058t with charge/discharge control FETs

More information

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop Rev. 9 10 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Applications The is a dual D-type flip-flop that features independent set-direct input (SD), clear-direct input

More information

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate Rev. 6 10 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a quad 2-input NAND gate. The outputs are fully buffered for the highest noise

More information

TIL311 HEXADECIMAL DISPLAY WITH LOGIC

TIL311 HEXADECIMAL DISPLAY WITH LOGIC SOLID-STATE HEXADECIMAL DISPLAY WITH INTEGRAL TTL CIRCUIT TO ACCEPT, STORE, AND DISPLAY 4-BIT BINARY DATA 0.300-Inch (7,62-mm) Character Height Internal TTL MSI Chip With Latch, Decoder, High Brightness

More information

description/ordering information

description/ordering information SCES207I APRIL 1999 REVISED SEPTEMBER 2003 Available in the Texas Instruments NanoStar and NanoFree Packages Supports 5-V V CC Operation Inputs Accept Voltages to 5.5 V Max t pd of 6 ns at 3.3 V Low Power

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic

More information

CD4013BC Dual D-Type Flip-Flop

CD4013BC Dual D-Type Flip-Flop Dual D-Type Flip-Flop General Description The CD4013B dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit cotructed with N- and P-channel enhancement mode traistors. Each

More information

3-to-8 line decoder, demultiplexer with address latches

3-to-8 line decoder, demultiplexer with address latches Rev. 7 29 January 2016 Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The is specified in compliance with JEDEC

More information

INTEGRATED CIRCUITS. NE558 Quad timer. Product data Supersedes data of 2001 Aug 03. 2003 Feb 14

INTEGRATED CIRCUITS. NE558 Quad timer. Product data Supersedes data of 2001 Aug 03. 2003 Feb 14 INTEGRATED CIRCUITS Supersedes data of 2001 Aug 03 2003 Feb 14 DESCRIPTION The Quad Timers are monolithic timing devices which can be used to produce four independent timing functions. The output sinks

More information

1-of-4 decoder/demultiplexer

1-of-4 decoder/demultiplexer Rev. 6 1 April 2016 Product data sheet 1. General description 2. Features and benefits 3. Applications The contains two 1-of-4 decoders/demultiplexers. Each has two address inputs (na0 and na1, an active

More information

SDLS068A DECEMBER 1972 REVISED OCTOBER 2001. Copyright 2001, Texas Instruments Incorporated

SDLS068A DECEMBER 1972 REVISED OCTOBER 2001. Copyright 2001, Texas Instruments Incorporated SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175, SN74174, SN74175, SN74LS174, SN74LS175, SN74S174, SN74S175 PRODUCTION DATA information is current as of publication date. Products conform to

More information

74HC377; 74HCT377. 1. General description. 2. Features and benefits. 3. Ordering information

74HC377; 74HCT377. 1. General description. 2. Features and benefits. 3. Ordering information Rev. 4 24 February 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an octal positive-edge triggered D-type flip-flop. The device features clock (CP)

More information

8-bit binary counter with output register; 3-state

8-bit binary counter with output register; 3-state Rev. 3 24 February 2016 Product data sheet 1. General description The is an 8-bit binary counter with a storage register and 3-state outputs. The storage register has parallel (Q0 to Q7) outputs. The binary

More information

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook. 1997 Jun 30

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook. 1997 Jun 30 INTEGRATED CIRCUITS IC24 Data Handbook 1997 Jun 30 FEATURES Wide supply voltage range of 1.2 V to 3.6 V In accordance with JEDEC standard no. 8-1A Inputs accept voltages up to 5.5 V CMOS low power consumption

More information

The 74LVC1G11 provides a single 3-input AND gate.

The 74LVC1G11 provides a single 3-input AND gate. Rev. 8 17 September 2015 Product data sheet 1. General description The provides a single 3-input AND gate. The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this

More information

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger Rev. 5 30 November 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a dual negative edge triggered JK flip-flop featuring individual J and K inputs,

More information

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State) INTEGRATED CIRCUITS Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State) 1995 Mar 31 IC15 Data Handbook Philips Semiconductors Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

More information

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The is specified in compliance

More information

Quad 2-input NAND Schmitt trigger

Quad 2-input NAND Schmitt trigger Rev. 9 15 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Applications The is a quad two-input NAND gate. Each input has a Schmitt trigger circuit. The gate switches

More information

CD4027BMS. CMOS Dual J-K Master-Slave Flip-Flop. Pinout. Features. Functional Diagram. Applications. Description. December 1992

CD4027BMS. CMOS Dual J-K Master-Slave Flip-Flop. Pinout. Features. Functional Diagram. Applications. Description. December 1992 CD7BMS December 199 CMOS Dual J-K Master-Slave Flip-Flop Features Pinout High Voltage Type (V Rating) Set - Reset Capability CD7BMS TOP VIEW Static Flip-Flop Operation - Retains State Indefinitely with

More information

CMOS PARALLEL-TO-SERIAL FIFO 256 x 16, 512 x 16, 1,024 x 16

CMOS PARALLEL-TO-SERIAL FIFO 256 x 16, 512 x 16, 1,024 x 16 CMOS PARALLEL-TO-SERIAL FIFO IDT72105 IDT72115 IDT72125 Integrated Device Technology, Inc. FEATURES: 25ns parallel port access time, 35ns cycle time 45MHz serial output shift rate Wide x16 organization

More information

CMOS Power Consumption and C pd Calculation

CMOS Power Consumption and C pd Calculation CMOS Power Consumption and C pd Calculation SCAA035B June 1997 1 IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or

More information

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register 74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register General Description The 74F675A contai a 16-bit serial in/serial out shift register and a 16-bit parallel out storage register. Separate serial

More information

Low-power configurable multiple function gate

Low-power configurable multiple function gate Rev. 7 10 September 2014 Product data sheet 1. General description The provides configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the

More information

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger Rev. 5 29 January 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a quad positive-edge triggered D-type flip-flop with individual data inputs (Dn)

More information

CAN bus ESD protection diode

CAN bus ESD protection diode Rev. 04 15 February 2008 Product data sheet 1. Product profile 1.1 General description in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package designed to protect two automotive Controller

More information

14-stage ripple-carry binary counter/divider and oscillator

14-stage ripple-carry binary counter/divider and oscillator Rev. 8 25 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a with three oscillator terminals (RS, REXT and CEXT), ten buffered outputs (Q3 to

More information

PESDxU1UT series. 1. Product profile. Ultra low capacitance ESD protection diode in SOT23 package. 1.1 General description. 1.

PESDxU1UT series. 1. Product profile. Ultra low capacitance ESD protection diode in SOT23 package. 1.1 General description. 1. Rev. 02 20 August 2009 Product data sheet 1. Product profile 1.1 General description Ultra low capacitance ElectroStatic Discharge (ESD) protection diode in a SOT23 (TO-236AB) small SMD plastic package

More information

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop Dual D-Type Positive Edge-Triggered Flip-Flop General Description The F74 is a dual D-type flip-flop with Direct Clear and Set inputs and complementary (Q, Q) outputs. Information at the input is traferred

More information

1. Description. 2. Feature. 3. PIN Configuration

1. Description. 2. Feature. 3. PIN Configuration 1. Description is a 9-channel LED driver control IC. Internal integrated with MCU digital interface, data flip-latch, LED high voltage driver and so on.through the external MCU control, the chip can achieve

More information

6-BIT UNIVERSAL UP/DOWN COUNTER

6-BIT UNIVERSAL UP/DOWN COUNTER 6-BIT UNIVERSAL UP/DOWN COUNTER FEATURES DESCRIPTION 550MHz count frequency Extended 100E VEE range of 4.2V to 5.5V Look-ahead-carry input and output Fully synchronous up and down counting Asynchronous

More information

Medium power Schottky barrier single diode

Medium power Schottky barrier single diode Rev. 03 17 October 2008 Product data sheet 1. Product profile 1.1 General description Planar medium power Schottky barrier single diode with an integrated guard ring for stress protection, encapsulated

More information

DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs

DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs General Description This device contains two independent positive-edge-triggered D-type flip-flops with

More information

5495A DM7495 4-Bit Parallel Access Shift Registers

5495A DM7495 4-Bit Parallel Access Shift Registers 5495A DM7495 4-Bit Parallel Access Shift Registers General Description These 4-bit registers feature parallel and serial inputs parallel outputs mode control and two clock inputs The registers have three

More information

DATA SHEET. HEF40193B MSI 4-bit up/down binary counter. For a complete data sheet, please also download: INTEGRATED CIRCUITS

DATA SHEET. HEF40193B MSI 4-bit up/down binary counter. For a complete data sheet, please also download: INTEGRATED CIRCUITS INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF,

More information

bq2114 NiCd or NiMH Gas Gauge Module with Charge-Control Output Features General Description Pin Descriptions

bq2114 NiCd or NiMH Gas Gauge Module with Charge-Control Output Features General Description Pin Descriptions Features Complete bq2014 Gas Gauge solution for NiCd or NiMH battery packs Charge-control output allows communication to external charge controller (bq2004) Battery information available over a single-wire

More information

8-bit synchronous binary down counter

8-bit synchronous binary down counter Rev. 5 21 April 2016 Product data sheet 1. General description The is an 8-bit synchronous down counter. It has control inputs for enabling or disabling the clock (CP), for clearing the counter to its

More information

Designing With the SN54/74LS123. SDLA006A March 1997

Designing With the SN54/74LS123. SDLA006A March 1997 Designing With the SN54/74LS23 SDLA6A March 997 IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without

More information

Smart Battery Module with LEDs and Pack Supervisor

Smart Battery Module with LEDs and Pack Supervisor Features Complete smart battery management solution for Li-Ion battery packs Accurate measurement of available battery capacity Provides overvoltage, undervoltage, and overcurrent protection Designed for

More information

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT27 M74HCT27 TRIPLE 3-INPUT NOR GATE. tpd = 9 ns (TYP.

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT27 M74HCT27 TRIPLE 3-INPUT NOR GATE. tpd = 9 ns (TYP. M54HCT27 M74HCT27 TRIPLE 3-INPUT NOR GATE. HIGH SPEED tpd = 9 ns (TYP.) AT VCC =5V.LOW POWER DISSIPATION I CC =1µA (MAX.) AT T A =25 C.COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.) VIL = 0.8V (MAX) OUTPUT

More information

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state Rev. 7 4 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device

More information

74HC393; 74HCT393. Dual 4-bit binary ripple counter

74HC393; 74HCT393. Dual 4-bit binary ripple counter Rev. 6 3 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The 74HC393; 7474HCT393 is a dual 4-stage binary ripple counter. Each counter features

More information

POWER-VOLTAGE MONITORING IC WITH WATCHDOG TIMER

POWER-VOLTAGE MONITORING IC WITH WATCHDOG TIMER FUJITSU SEMICONDUCTOR DATA SHEET DS04-27402-2E ASSP POWER-VOLTAGE MONITORING IC WITH WATCHDOG TIMER MB3793-42/30 DESCRIPTION The MB3793 is an integrated circuit to monitor power voltage; it incorporates

More information

DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs August 1986 Revised March 2000 DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary General Description This device contains two independent negative-edge-triggered

More information

TS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:

TS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption: Low-power single CMOS timer Description Datasheet - production data The TS555 is a single CMOS timer with very low consumption: Features SO8 (plastic micropackage) Pin connections (top view) (I cc(typ)

More information

DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs

DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits

More information

DATA SHEET. MMBT3904 NPN switching transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Oct 04. 2004 Feb 03.

DATA SHEET. MMBT3904 NPN switching transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Oct 04. 2004 Feb 03. DISCRETE SEMICONDUCTORS DATA SHEET dbook, halfpage M3D088 Supersedes data of 2002 Oct 04 2004 Feb 03 FEATURES Collector current capability I C = 200 ma Collector-emitter voltage V CEO = 40 V. APPLICATIONS

More information

40 V, 200 ma NPN switching transistor

40 V, 200 ma NPN switching transistor Rev. 01 21 July 2009 Product data sheet BOTTOM VIEW 1. Product profile 1.1 General description NPN single switching transistor in a SOT883 (SC-101) leadless ultra small Surface-Mounted Device (SMD) plastic

More information

PMEG1020EA. 1. Product profile. 2 A ultra low V F MEGA Schottky barrier rectifier. 1.1 General description. 1.2 Features. 1.

PMEG1020EA. 1. Product profile. 2 A ultra low V F MEGA Schottky barrier rectifier. 1.1 General description. 1.2 Features. 1. Rev. 04 30 December 2008 Product data sheet 1. Product profile 1.1 General description Planar Maximum Efficiency General Application (MEGA) Schottky barrier rectifier with an integrated guard ring for

More information

74AUP1G74. 1. General description. 2. Features and benefits. Low-power D-type flip-flop with set and reset; positive-edge trigger

74AUP1G74. 1. General description. 2. Features and benefits. Low-power D-type flip-flop with set and reset; positive-edge trigger Low-power D-type flip-flop with set and reset; positive-edge trigger Rev. 9 6 January 2014 Product data sheet 1. General description The provides a low-power, low-voltage single positive-edge triggered

More information

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. QUA FLIP-FLOP SN54/LS75 The LSTTL /SI SN54 /LS75 is a high speed Quad Flip-Flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the

More information

FEATURES DESCRIPTION APPLICATIONS BLOCK DIAGRAM. PT2248 Infrared Remote Control Transmitter

FEATURES DESCRIPTION APPLICATIONS BLOCK DIAGRAM. PT2248 Infrared Remote Control Transmitter Infrared Remote Control Transmitter DESCRIPTION PT2248 is an infrared remote control transmitter utilizing CMOS Technology. It is capable of 18 functions and a total of 75 commands. Single-shot and continuous

More information

A Low-Cost, Single Coupling Capacitor Configuration for Stereo Headphone Amplifiers

A Low-Cost, Single Coupling Capacitor Configuration for Stereo Headphone Amplifiers Application Report SLOA043 - December 1999 A Low-Cost, Single Coupling Capacitor Configuration for Stereo Headphone Amplifiers Shawn Workman AAP Precision Analog ABSTRACT This application report compares

More information

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. *MR for LS160A and LS161A *SR for LS162A and LS163A

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. *MR for LS160A and LS161A *SR for LS162A and LS163A BCD DECADE COUNTERS/ 4-BIT BINARY COUNTERS The LS160A/ 161A/ 162A/ 163A are hgh-speed 4-bt synchronous counters. They are edge-trggered, synchronously presettable, and cascadable MSI buldng blocks for

More information

Planar PIN diode in a SOD323 very small plastic SMD package.

Planar PIN diode in a SOD323 very small plastic SMD package. Rev. 8 12 May 2015 Product data sheet 1. Product profile 1.1 General description Planar PIN diode in a SOD323 very small plastic SMD package. 1.2 Features and benefits High voltage, current controlled

More information

Low-power D-type flip-flop; positive-edge trigger; 3-state

Low-power D-type flip-flop; positive-edge trigger; 3-state Rev. 8 29 November 2012 Product data sheet 1. General description The provides the single D-type flip-flop with 3-state output. The flip-flop will store the state of data input (D) that meet the set-up

More information

IrDA Transceiver with Encoder/Decoder

IrDA Transceiver with Encoder/Decoder PRELIMINARY IrDA Transceiver with Encoder/Decoder FEATURES Micropower in the Sleep Mode, (2µA) 3V to 5V Operation Wide Dynamic Receiver Range from 200nA to 50mA Typical Direct Interface to IrDA Compatible

More information

74HC02; 74HCT02. 1. General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

74HC02; 74HCT02. 1. General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate Rev. 5 26 November 2015 Product data sheet 1. General description 2. Features and benefits The is a quad 2-input NOR gate. Inputs include clamp diodes. This enables the use of current limiting resistors

More information

TYPES SN5481A, SN5484A. SN7481A. SN7484A 16-BIT RANDOM-ACCESS MEMORIES BULLETIN NO. DL-S 7211581, DECEMBER 1972 TTL MSI TEXAS INSTRUMENTS

TYPES SN5481A, SN5484A. SN7481A. SN7484A 16-BIT RANDOM-ACCESS MEMORIES BULLETIN NO. DL-S 7211581, DECEMBER 1972 TTL MSI TEXAS INSTRUMENTS TTL MS TYPES SN5481A, SN5484A. SN7481A. SN7484A BULLETN NO. DL-S 7211581, DECEMBER 1972 description Each of these 16-bit active-element memories is a high-speed, monolithic, transistor-transistor-logic

More information

74HC4040; 74HCT4040. 12-stage binary ripple counter

74HC4040; 74HCT4040. 12-stage binary ripple counter Rev. 5 3 February 2016 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is a with a clock input (CP), an overriding asynchronous master reset

More information

65 V, 100 ma PNP/PNP general-purpose transistor

65 V, 100 ma PNP/PNP general-purpose transistor Rev. 02 19 February 2009 Product data sheet 1. Product profile 1.1 General description PNP/PNP general-purpose transistor pair in a very small SOT363 (SC-88) Surface-Mounted Device (SMD) plastic package.

More information

PMEG3005EB; PMEG3005EL

PMEG3005EB; PMEG3005EL Rev. 0 29 November 2006 Product data sheet. Product profile. General description Planar Maximum Efficiency General Application (MEGA) Schottky barrier rectifiers with an integrated guard ring for stress

More information

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop Rev. 8 21 November 2011 Product data sheet 1. General description 2. Features and benefits 3. pplications The is a dual -type flip-flop that features independent set-direct input (S), clear-direct input

More information